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Switched-Current (SI) is a design methodology by which discrete time, current mode, analog 
circuits can be implemented using standard digital CMOS processes, allowing the addition 
of analog signal processing circuits, analog to digital converters (ADCs), digital to analog 
converters (DACs) and other analog and mixed-signal circuits to otherwise digital only mi-
crochips without the need and expense of any extra fabrication steps. SI circuits operate 
by employing a secondary effect in CMOS circuits, a transistor's gate capacitance, to store 
charge and thus form a current memory cell. A current memory cell is one of the basic 
building blocks found in most SI circuits and is usually the distinguishing feature of the 
various approaches to SI circuit design. 
Delta Sigma Modulators (DSMs) are discrete time, mixed-signal circuits making them 
well suited to implementation using the SI methodology. These circuits can form the basis 
of either an A D C or DAC and thus provide a good example of the SI technique employing 
a particular current memory cell implementation. 
For this work, a First Order DSM-based A D C was designed and simulated to verify 
the feasibility of a variant of the S 2I Switched-Current Memory Cell architecture, the S 2Ia 
Switched-Current Memory Cell, in a low-voltage, digital, 0.5/j.m CMOS process. The A D C 
design was targeted towards voiceband (4kHz bandwidth) applications over which it achieved 
a 6-bit resolution and separately attained a greater than 80kHz bandwidth. Extension of 
the First Order DSM employed in this design to a Second Order D S M would increase the 
ABSTRACT iv 
resolution to at least 8-bits without sacrificing bandwidth. 
Although potentially less accurate than the S 2I Switched-Current Memory Cell, a S 2Ia 
cell has the advantage of requiring only two clock signals to the S 2I cell's four. Further, 
for cascades of S 2Ia cells the number of clock signals remains two while a S 2I cell cascade 
requires six separate clock signals. S2Ia-based circuits therefore require less complex clock 
generation circuitry and fewer clock lines. 
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from chips fabricated in this process were used in the simulations in this work. 
A M P L E Advanced Multi-Purpose Language. Mentor Graphics Corporation's scripting 
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K C L Kirchhoff's Current Law: see Section 4.1.1 in the Supplement. 
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Leff Effective transistor gate length. Units: meters (m) 
lsb least significant bit. 1. In a system in which a numerical magnitude is represented by 
a series of binary (i.e., two-valued) digits, that digit (or bit) that carries the smallest 
value or weight; usually the rightmost bit. 2. The lowest-order bit or the bit with the 
least weight. Binary digit having a weight of 2° or 1. 3. Smallest value that can be 
digitized; lowest-order digital output. [1] 
LSB Least Significant Byte. The byte that has the lowest value in a grouping of two or 
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in this work. 
PMOS P-type Metal-Oxide Semiconductor Field Effect Transistor: see Section 5.1.2 in the 
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rad radians (2ir rad = 360°). 
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qhsim Mentor Graphics Corporation's QuickHDL Verilog and V H D L simulator. Version 
8.5_4.6i was used in this work for V H D L simulation. 
qvhcom Mentor Graphics Corporation's QuickHDL Verilog and V H D L compiler. Version 
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V H D L - A V H D L - Analog: V H D L with extensions to allow for the modeling of analog 
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modeling of analog circuits. Previously V H D L - A . 
VLSI Very Large Scale Integration. Generally considered to be an IC with more than 1000 
gates. [1] 
VSB Source-bulk (substrate) voltage. Units: voltage (V) 
VT Threshold voltage. Units: voltage (V) 
VT0 Nominal threshold voltage i.e. VSB = 0V (SPICE: V T O ) . Units: voltage (V) 
NMOS threshold voltage. Units: voltage (V) 
PMOS threshold voltage. Units: voltage (V) 
Weff Effective transistor gate width. Units: meters (m) 
xd Lateral diffusion (SPICE: LD). Units: meters (m) 
GLOSSARY xxv 
Z The integers: . . . , - 2 , - 1 , 0 , 1 , 2 , . . . 
Z + The positive integers: 0,1, 2 , . . . 
Terms 
AccuSim II Mentor Graphics Corporation's analog simulator. AccuSim is capable of sim-
ulating SPICE and BSIM3v3.1 transistor models, as well as H D L - A models. Version 
8.5_3.1 was used for this work. 
analog signal A signal which is continuous in time and amplitude. 
Analog to Digital Converter A circuit to convert continuous time and amplitude (ana-
log) current or voltage signals to discrete time and amplitude (digital) signals. 
aliasing A phenomenon arising as a result of the sampling process in which high-frequency 
components of the original analog signal (whether information or noise) appear as lower 
frequencies in the sampled signal. [1] 
amplitude 1. The magnitude of variation in a changing quantity from its zero value. 2. The 
level of an audio or other signal in voltage of current terms. 3. The extent to which an 
alternating or pulsating current or voltage swings from zero or from a mean value. [1] 
anti-aliasing The prevention of aliasing, usually by means of a low-pass filter. 
angular frequency Frequency measured in radians per second (rad-s - 1). 
attenuation 1. The decrease in amplitude of a signal during its transmission. 2. The 
decrease in amplitude of a signal at a specified frequency due to its transmission through 
a filter. [1] 
bandwidth 1. The complete range of frequencies over which a particular information system 
can function. 2. A range of frequencies available for signaling. In data transmission, the 
greater the bandwidth, the greater the capacity to transmit data bits. 3. The number 
of hertz expressing the difference between the lower and upper limiting frequencies 
of a frequency band; also, the width of a band of frequencies. 4. The information 
carrying capability of a communication line or channel. 5. In data communications, 
the difference between the highest and lowest frequencies of a band. A measure of 
the capacity of a communication channel, expressed in bits per second or bauds in 
digital communications channels, and in cycles per second or hertz in an analog system. 
6. The difference between an analog signal's lowest frequency component and its highest 
frequency component, in hertz (Hz). 7. The speed of a digital communications circuit 
in bits per second. [1] 
bit Binary digit, the smallest unit of information in a binary notation system and is equal 
to either a zero (0) or a one (1) [1]. 
byte A unit of data equal to eight bits, and hence capable of storing any one of 2 8 = 256 
distinct values [1]. 
Boltzmann's constant 1.38 x 10~ 2 3J • K - 1 . Relates the average energy of a molecule to 
its absolute temperature. [1] 
Digital to Analog Converter A circuit that accepts a discrete, digital input and changes 
it into a analog current or voltage proportional to the value of the digital input. [1] 
digital signal A signal which is discrete in time and amplitude. 
Design Architect Mentor Graphics Corporation's schematic entry tool. Version 8.5_2.14 
was used for this work. 
Fourier Transform A mathematical operation that decomposes a time-varying signal into 
its complex frequency components (amplitude and phase or real and imaginary com-
ponents). [1] 
Hewlett-Packard Hewlett-Packard Company. Hewlett-Packard provides fabrication of 
VLSI IC designs submitted through MOSIS in its AMOS14TB and other processes. 
ICgraph The VLSI layout editor portion of Mentor Graphics Corporation's ICstation VLSI 
design tool. 
ICstation Mentor Graphics Corporation's VLSI design tool. Version 8.6-2.1 was used in 
this work. 
Integrated Circuit A n interconnected array of conventional components (transistors, 
diodes, capacitors, and resistors) fabricated in situ within and on a single crystal of 
semiconductor material with the capability of performing a complete electronic circuit 
function. [1] 
Mentor Graphics Corporation A n E D A tool vendor whose tool suite includes Design 
Architect (schematic capture), AccuSim II (analog simulator), ICstation (VLSI layout 
tool) and QuickHDL (Verilog and V H D L compiler and simulator tools) used for this 
work. 
Laplace Transform A transformation of a function from the time domain into the complex 
frequency domain. [2] 
multiplexer A n analog or digital device that can selectively connect one of a number of 
inputs to an output. [1] 
nibble A sequence of 4 bits operated on as a unit, one half of a byte. [1] 
noise 1. Any unwanted disturbance within a dynamic electrical or mechanical system (e.g., 
undesired electromagnetic radiation in a transmission channel or device). 2. Any un-
wanted electrical disturbance or spurious signal that modifies the transmitting, indicat-
ing or recording of desired data. 3. Random electrical variations generated internally 
in electronic components. 4. Any unwanted addition of frequencies to unrelated the 
signal that tends to obscure the signal information. Since signals must be, in general, 
stronger than the noise level in order to convey information, noise defines the lower 
limits of a component's dynamic range. [1] 
non-idealities Deviations from ideal behavior in an electrical circuit or component. 
Nyquist frequency The minimum frequency at which a continuous bandwidth limited 
signal can sampled and the original signal recovered without distortion. 
Nyquist limit The maximum frequency that can be sampled at a particular sampling rate 
and recovered without distortion. 
Nyquist rate Same as Nyquist frequency. The minimum frequency at which a continu-
ous bandwidth limited signal can sampled and the original signal recovered without 
distortion. 
Nyquist rate A D C A n A D C which samples at the minimum sampling frequency. 
oversampling The sampling of a signal at a frequency higher than the Nyquist frequency. 
oversampling ratio The oversampling frequency divided by the Nyquist frequency. [1] 
Pulse Coded Modulation A modulation scheme in which a signal is sampled periodically 
and each sample is quantized and transmitted as a digital binary code. 
phase In a periodic function or wave, the fraction of the period that has elapsed, measured 
from some fixed origin. [1] 
power spectral density A measure of the power distribution of a signal with respect to 
frequency. [1] 
quantization The process of converting a continuous analog input into a set of discrete 
output levels. [1] 
quantization error Same as quantization noise. The difference between the actual values 
of data and corresponding discrete values resulting from quantization. [1] 
quantization noise Same as quantization error. The difference between the actual values 
of data and corresponding discrete values resulting from quantization. [1] 
QuickHDL Mentor Graphics Corporation's Verilog and V H D L compiler (qvhcom) and sim-
ulator (qhsim) tools. Version 8.5_4.6i was used in this work for V H D L compilation and 
simulation. 
rolloff 1. A gradual increase in attenuation over a range of frequencies; sometimes called 
slope. 2. The rate of attenuation of a filter at low frequencies (for a high-pass filter) or 
at high frequencies (for a low-pass filter). 
sample and hold A circuit that holds, or freezes, a changing analog input signal, usually 
to enable its conversion into another form. [1] 
sampling The measurement of an input value at intervals. [1] 
summer A circuit (a node in SI) whose output is the sum of the currents or voltages at its 
inputs. 
switched-current A VLSI design methodology employing the gate capacitance of MOS-
FETs to create analog circuits using standard digital fabrication processes. 
z-Transform A mathematical operation that converts a continuous time-varying signal into 
discrete complex frequency components. 
Conventions 
Several conventions were adopted in this work and these are presented here. 
General and Typographical 
Filenames and Commands These appear in the text in typewriter font, with optional 
arguments appearing in square brackets and variable portions in italics e.g.: 
epsifix [-s] filename 
Bit Enumeration Bits in a byte are enumerated right to left, starting at zero as illustrated 
in Figure 1. 
7 6 5 4 3 2 1 0 
Figure 1: Bit enumeration within a byte. 
Signal Naming Signals are denominated using uppercase letters and appear in the text in 
typewriter font e.g. SIGNAL. Active low signals are designated using the conventional overbar 
notation in the text e.g. SIGNAL. However, signal naming in V H D L and H D L - A code, as well 
as Design Architect schematics and AccuSim II waveform traces required standard ASCII 
characters. Therefore in code, schematics and waveforms, active low signals are designated 
using the _L suffix e.g. SIGNAL_L. 
Differential Signals Differential signal pairs are are denoted with a + suffix for the non-
inverted signal and a - suffix for the inverted signal e.g. SIGNAL+ and SIGNAL-. 
Binary Notation Binary numbers are denoted with a b subscript and are usually sepa-
rated into nibbles for easy reading e.g. 1000 0010b-
Hexadecimal Notation Hexadecimal numbers are denoted using the numerics 0-9 and 
alphabets A - F (for decimal 10-15) and an h subscript. Single digit hexadecimal numbers 
are usually expanded to two digits e.g. OAh. 
Bus Enumeration On schematics, signals lines contained in a bus are enumerated right 
to left or top to bottom, starting at zero as illustrated in Figure 2. In the text, buses 
and portions of buses are designated using the buses's name followed by square brackets 
containing an integer range e.g. A [3:0], where A [0] is the leftmost and A [3] is the rightmost 
line in the bus. 
Circuit Equation and Schematic 
Circuit Component Enumeration M O S F E T transistors will be denoted M , capacitors 
C, resistors R and switches S. They are enumerated using a numeric subscript e.g. M i . 
D C Variables Direct currents and voltages will be designated using uppercase letters e.g. 
I and V. 
E [ 3 :01 
CD 
Figure 2: Signal enumeration within a bus. 
ac Variables Alternating currents and voltages will be designated using lowercase letters 
e.g. i and v. 
M O S F E T Current Variables Since M O S F E T source to drain currents will be frequency 
used in this work, they will be referred to simply as the current through transistor x i.e. Ix 
instead of Icx. DC bias currents will be referred to using uppercase letters (usually J , which 
seems to be preferred in SI) and ac currents using lower case letters e.g. 1% would be the DC 
bias current flowing from source to drain in transistor 3, while i3 would be the ac current 
flowing from source to drain in the same transistor. 
a ) ( b ) 
Figure 3: M O S F E T transistor symbols, voltages and currents (a) NMOS (b) PMOS. 
M O S F E T Transistor Symbols, Currents and Voltages The three terminal transistor 
symbols of Figure 3 will be used throughout this work for NMOS Figure 3(a) and PMOS 
Figure 3(b) transistors, respectively. Their hidden bulk terminals will be assumed to be tied 
to the positive supply VDD for PMOS and to ground for NMOS transistors. Figure 3 also 
shows the standard designations for the terminal to terminal voltages and currents. 
Chapter 1 
Introduction 
The aim of this thesis was to design a Delta Sigma Modulator (DSM) based Analog to 
Digital Converter (ADC) using S 2Ia Switched-Current Memory Cell for the purposes of 
evaluating this new architecture. This required familiarity with the theory of Analog to 
Digital Conversion, Delta Sigma Modulation and a background in Switched-Current. The 
result was that this thesis expanded to include all of these topics and more, and thereby 
became too large. The work was thus divided into two, with the more relevant topics included 
in thesis itself and the less relevant as a separate document available electronically, the 
Supplement [3], which will be referenced throughout this work. References to the Supplement 
with use an "S" prefix. 
Part I: Modulation Part I covers the basics of digital modulation and three different 
modulation schemes. 
Chapter 2: Pulse Coded and Delta Modulation Pulse Coded Modulation (PCM) 
is briefly discussed to provide a baseline for comparison, as is Delta Modulation 
(DM) since Delta Sigma Modulation is derived from it. 
Chapter 3: Delta Sigma Modulation This chapter covers Delta Sigma Modula-
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tion (DSM) and demodulation, the components of a DSM and First, Second and 
Higher Order DSMs. 
Part II: A Modified S2I Switched-Current Memory Cell Part II focuses on a mod-
ified version of the S 2I Current Memory Cell, the S 2Ia. 
Chapter 4: The S2Ia Switched-Current Memory Cell This covers the analysis 
of the S 2Ia Current Memory Cell and its comparison to the S 2I memory cell, as 
well as the results of simulation of an S 2Ia Current Memory Cell. 
Chapter 5: S2Ia Delay Element This chapter describes the implementation of a 
Delay Element based on S 2Ia Current Memory Cells, along with simulation results. 
Chapter 6: S2Ia Delay Elements and Bilinear Integrator The S 2Ia Bilinear In-
tegrator 
and its simulation is covered in this chapter. 
Chapter 7: Other Components of a Delta Sigma Modulator The design of 
the other components required to implement a DSM, a digital to analog con-
verter (DAC) and a comparator current quantizer, are contained in this chapter, 
along with simulation results for these components. 
Chapter 8: A Simple Digital Decimation Filter covers the design and simula-
tion of a 7-bit, up/down counter based demodulator. 
Chapter 9: S2Ia Delta Sigma Modulators The design and simulation of a First 
Order D S M employing a S2Ia-based Bilinear integrator and its simulation results 
are covered in this chapter. 
Part III: Conclusion This Part, separated into three chapters, concludes this work. 
Chapter 10: Conclusion A summary of what was accomplished by this work. 
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Chapter 11: Future Work The penultimate chapter lists several avenues left unex-
plored by this work, and directions for future efforts. 
Chapter 12: Recommendations This final chapter deals with a number of recom-
mendations arising from this work. 
Part I 
Modulation 
This Part will cover the basics of digital modulation, with a focus on Delta Sigma Modu-
lation (DSM). Pulse Coded Modulation (PCM) will be briefly discussed to provide a baseline 
for comparison, as will Delta Modulation (DM) since Delta Sigma Modulation is derived from 
it. 
Chapter 2 
Pulse Coded and Delta Modulation 
2.1 Pulse Coded Modulation 
The basic P C M modulation scheme converts the amplitude of a continuous analog waveform 
into series of discrete n-bit binary values using an A D C . For example in Figure 2.1, a con-
tinuous analog function u{t) is sampled and quantized using a 3-bit binary code to form the 
discrete time function u(k). In this figure, the values of u(k) are given numerically along the 
x-axis for clarity. The 3-bit quantized values are converted into a 1-bit binary stream, v(k), 
at three times the sampling rate. This forms the output of the P C M coder. 
A disadvantage of P C M is that a P C M coder outputs n-bits for each sample taken. 
This results in either a lowering of the sampling rate by n to allow transmission over a 
1-bit wide transmission channel or the expansion of the channel to n-bits wide. A further 
disadvantage of P C M with respect to Delta and Delta Sigma Modulation is that the circuitry 
for modulation and demodulation is fairly complicated [4]. In contrast, both Delta and Delta 
Sigma Modulation are variations on P C M which employ 1-bit coding schemes requiring 











v(t): Analog Input 
y(k): 3-Bit QuantizedValue 
Sampling points 
A A A A A A A A A A A 
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v(k): Pulse Code Modulated Digital Output 
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40 50 60 
Figure 2.1: Pulse Coded Modulation: analog input, quantized values and binary output. 
2.2 Delta Modulation 
Summer Quantizer 




Integrator Low pass filter 
v(k) 
Figure 2.2: Delta Modulator (left) and Demodulator (right). 
For the Delta Modulator and Demodulator in Figure 2.2, all functions (with the exception 
of v(t)) are in discrete time (i.e. are in terms of k). A sample and hold function (not shown) 
converts the continuous input function u(t) to the discrete function u(k), which is then input 
to the Delta Modulator. The Demodulator has a low-pass filter which does the reverse: it 
converts the discrete output of the demodulator's integrator, v(k), to the continuous function 
v(t). 
0 10 20 30 40 50 60 
Time 
Figure 2.3: Delta Modulation: analog input, integrator values and binary output. 
Delta Modulation allows the transmission of an n-bit sample over a 1-bit channel by only 
transmitting the difference (the delta) between the current sample and the previous sample. 
Figure 2.3 gives the continuous analog input to the Delta Modulator, u(t), the corresponding 
integrator value, f(k), and the binary output of the modulator, y(k). 
Delta Modulation operates as follows: the modulator's integrator tracks the last input 
to the modulator, u(k — 1). The next input, u(k), is subtracted by the summer from the 
integrator's current value, f(k), to form a difference, s(k). This difference is quantized by 
the function: 
j +1 (encoded as binary 1) if s(k) > 0 
y(k) = { ~ (2.1) 
— 1 (encoded as binary 0) otherwise 
which produces a +1 if u(k) is greater or equal to f(k) (the integrator value) and -1 other-
wise. This output is used to increment or decrement the integrator, which causes its value 
to follow the input. This can be seen in Figure 2.3, where the analog input u(t) is plotted 
along with the corresponding modulator integrator values, f(k). These values are also pre-
sented numerically along the graph's x-axis for clarity. The bottom of the figure gives the 
corresponding binary output of the quantizer, y(k). 
In the demodulator, a second integrator is incremented or decremented by the output of 
the quantizer. This allows this second integrator to also track the input to the modulator. 
Note that the integrator values in the demodulator would correspond to the modulator's 
integrator values in Figure 2.3. 
The output of the Delta Modulator is a 1-bit wide digital stream, where zero represents 
an input less than the current value in the integrator, and one represents an input greater 
than or equal to the current integrator value. This results in a alternating one and zero 
pattern being transmitted for a constant DC input, as can be seen in Figure 2.4. This is 
due a 1-bit binary code only being able to code the two conditions mentioned above, there 
is no third code to represent the condition where the input is equal to the integrator value. 
In Figure 2.4, a constant DC input thus results in the alternating one and zero pattern 
mentioned previously. Furthermore, since D M only transmits the changes in its input signal 
(the derivative of the input signal), it does not transmit the signal's DC component. The 
alternating one and zero pattern in Figure 2.4 is the same for any constant DC input, 
regardless of amplitude. This reduces Delta Modulation's potential applications. As only 
the derivative of the signal is transmitted, and the original signal must be reconstructed by 
integration in the demodulator, noise in the transmission medium can result in accumulative 
error in the demodulated signal [4]. 
Two further problems of D M , and by extension DSM, are related to its quantization 
step size [5]. The first problem is slope overload, which occurs when the quantization size 
is too small, and the second is granularity, which occurs when the step size is too large. In 
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Figure 2.4: Delta Modulation: constant analog input and binary output. 
enough to accurately track the changing input. The reverse is true in Figure 2.6 where the 
quantization step is too large and any change in the input results in the output oscillating. 
Therefore the quantization step size is an important consideration when designing D M and 
DSM systems. 
0 5 10 15 20 
Figure 2.5: Delta Modulated output suffering from slope overload [5]. 
u(t): Analog Input 
f(k): Integrator Value 
0 5 10 15 20 
Figure 2.6: Delta Modulated output suffering from granularity [5]. 
Chapter 3 
Delta Sigma Modulation 
01010... 
f(k) 
DAC z 1 
Figure 3.1: First Order Delta Sigma Modulator. 
A Delta Sigma Modulator, as shown in Figure 3.1, consists of a summer, discrete time 
integrator, a quantizer, a unit delay and a DAC. Since Figure 3.1 has only one feedback loop 
and one integrator, it it referred to as a First Order DSM. Note that both the quantizer 
and D A C are 1-bit as they have only two quantization levels, zero and one. As with Delta 
Modulation, a sample and hold function is assumed before the discrete input u(k) of the 
modulator. A n example of Delta Sigma Modulation can be seen in Figure 3.2. 
v(t): Analog Input 
1 5 - y(k): integrator Value 
-1.5 -
v(k): Delta Sigma Modulated Digital Output 
0 10 20 30 40 50 60 
Time 
Figure 3.2: Delta Sigma Modulation: analog input, integrator values and binary output. 
3.1 Delta Sigma Modulator Operation 
The Delta Sigma Modulator works by converting the amplitude of the input signal into a 
series of binary pulses. The higher the input signal's amplitude, the greater the number of 
ones and the fewer the number of zeros in the binary output stream [6], as can be seen in 
Figure 3.2, Figure 3.3 and the DSM output of Figure 3.8. Figure 3.2 shows an analog input 
u(t), the corresponding integrator values y(k) and the binary output v(k) for a DSM. Again, 
the integrator's values are numerated along the x-axis for clarity. Note that these are the 
same as the integrator values in the Delta Modulator in Figure 2.3. However, also note the 
differences in the binary outputs between the two. In Figure 3.3, the relationship between 
the amplitude of the sine wave, v(t), and the number of ones and zeros in the output stream 
can be clearly seen. As the amplitude of v(t) increases, the ratio of ones to zeros rises with 
it, and declines as the sine wave decreases again. Note the inverted one to zero ratio on the 
right side of the graph, corresponding to v(t) being negative as compared to the left side 
where v(t) is positive. Figure 3.8 gives the output of a DSM for a constant DC input of 
v(t) equal to 0.5: a repeating 1101 pattern corresponding to this amplitude. This pattern 











v(t): Continuous Analog Input 
v(k): Discrete Digital Output 
10 20 30 40 50 60 
Figure 3.3: Delta Sigma Modulation of a sine wave. 
The modulator operates as follows [7]: the quantizer produces a +1 on its output v(k) if 
its input y(k) is greater than or equal to a reference value (zero usually) and -1 if it is not. 
The signal v(k) is delayed, fed back, and subtracted from the input u(k) to form an error 
signal s(k), which is to the difference between the current input and the previous output of 
the modulator. If the output v(k) equals +1 (i.e. the output is greater than the input), then 
s(k) forces the output to track the input by accumulating -Is in the integrator until y(k) 
falls below the quantizer's reference and thereby produces a -1 on v(k) after a few cycles. 
Note that +1 and -1 on v(k) are represented by the binary values one and zero respec-
tively. These are converted from this binary representation back to +1 and -1 by the D A C 
in the feedback path. 
3.2 DSM Components 
This section will give a general description of each DSM component and a circuit schematics 
can be found in Part SIII. The quantizer is a comparator which produces either a logic one 
or a logic zero and forms the output of the modulator, v(k). Since these are binary values, 
they can be registered by a D flip-flop, which also forms the unit delay for the 1-bit D A C in 
the feedback path. This unit delay element is represented by the z-Transform notation z~l. 
For details on z-Transforms see Section S3.3. 
A 1-bit D A C is simply a switch connecting either to the negative power supply rail (e.g. 
-5V) for a logic zero input or to the positive power supply rail (e.g. +5V) for a logic one 
input. 
The simplest implementation of the discrete integrator is as an accumulator, shown in 
Figure 3.4(a), which adds the value at its input to its previous output value every clock cycle. 
This is known as a Reverse Euler integrator and has the discrete equation representation: 
y(k) = s(k) + y(k - 1) (3.1) 
where y(k) is the output and s(k) the input. y(k - 1) is the previous output which is added 
to the current input s{k) to form the new output y(k). 
3.3 First Order DSM Equation 
A DSM can be represented by a single, linear equation. The quantization function v(k) given 
in (3.2) is non-continuous and thus, highly non-linear. Therefore, some approximations must 
(a) 
S(z) z 1 Y(z) 
1 - Z 1 
s(k) 




1 - Z 1 
S(z) 1 + Z 1 Y(z) 
l - z 1 
Figure 3.4: Integrators for Delta Sigma Modulators: (a) Forward Euler, (b) Reverse Euler 
and (c) Bilinear. 
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be made to obtain a linear equation for a DSM. 
+1 (encoded as binary 1) if y(k) > 0 
v(k) = <( (3.2) 
— 1 (encoded as binary 0) otherwise 
A n n-bit A D C has 2" quantization steps. Assuming an analog input range of [—1,-1-1] 
(arbitrary units), the size of the quantization step or least significant bit's value is: 
A = | - (3.3) 
2 n I 
The DSM's quantization error (quantization noise), the difference between the analog 
input and its corresponding quantized value, can be assumed to have the characteristics of 
a random variable uniformly distributed over [ ^ , y] , provided A is small [8]. Using these 
assumptions, the non-linear DSM can be linearized and represented as per Figure 3.5 [9]. 
The discrete time equations for the output v(k) is: 
v(k) = y(k) + e(k) (3.4) 
The discrete Reverse Euler Integrator equation (3.1), can be written in terms of the inte-
grator's previous output y(k - 1), the modulator's input u(k) and the modulator's previous 
output v(k — 1): 
y(k)=y(k-l)+u(k)-v{k-l) (3.5) 
The 2-Transform of (3.4) is: 
V{z) = Y(z) + E(z) 









Figure 3.5: First Order Delta Sigma Modulator with quantization noise source and discrete 
integrator. 
and of (3.5): 
Y(z) = z-1Y{z) + U{z) - z-lV{z) 
Substitute (3.7) into (3.8): 
V(z) - E(z) = z-lY{z) + U{z) - z-lV(z) 
Substitute (3.6) into (3.9): 
V(z)-E(z) = z-1Y(z) + U(z)-z-\Y(z) + E{z)) 
= z-1Y(z) + U{z) - z~lY{z) - z~lE{z) 
= U{z)-z-1E{z) 
&V(z) = U(z) + E(z)-z-1E(z) 
(3.8) 
(3.9) 
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Which leads to the First Order DSM equation: 
V(z) = U(z) + (1 )E(z) (3.10) 
Or alternatively: 
V(z) = U(z) + H(z)E(z) (3.11) 
where the quantization noise transfer function is H(z) = 1 — z~x. 
Note from (3.10), the quantization noise E(z) in the signal band is attenuated by H(z) [10]. 
This can be seen in Figure 3.6, which shows the output V(z) of a First Order DSM for a 
sine wave input on U(z) and random quantization noise input on E(z). In this figure, the 
sine wave input has a frequency roughly 128 times lower than the sampling frequency fs 
and the quantization noise is attenuated by H(z). Further, it can be clearly seen that H(z) 
forms a high-pass filter for the quantization noise since it has a zero at DC, and becomes less 
attenuated with increasing frequency. Since fs is a large multiple of the system's Nyquist 
frequency / A T , the noise is effectively moved or "shaped" away from the signal band and 
hence the name "noise-shaping" coder. 
For the purposes of linearization above, the quantization noise was assumed to be white 
noise and uncorrelated to the input signal. This approximation is not true for a steady 
DC input where the quantization noise is not random and is actually dependent on the 
input [11]. A steady DC input results in a repeating bit pattern on the output (see Figure 3.8) 
and consequently, causes noise at multiples of the pattern's repetition frequency [12]. This 
repeating pattern induced noise can be reduced through the use of dithering on the input, 
or through the use of higher order DSMs [12]. 
Normalized Frequency (fs = 1) 
Figure 3.6: Noise shaping in a First Order DSM, attenuation is plotted against frequency 
normalized to the sampling frequency, fs. The superimposed spike represents the limit of 
the DSM's bandwidth. 
3.3.1 Alternative First Order DSMs 
The Reverse Euler Integrator from Figure 3.4(a) is described in discrete equation form in 
(3.1). The 2-Transform of (3.1) is: 
YR(Z) 
& (1 - z-l)YR{z) 
YR(Z) 
S(z) + z-lYR{z) 
S(z) 





where YR(z) is the Reverse Euler Integrator's output, S(z) its input and z~lYR{z) its previous 
output. This is the most intuitive type of integrator, but not the only possible one. Two 
alternate integrators are the Forward Euler and Bilinear integrators as shown in Figure 3.4. 
In this figure, and in the integrator equations for the Forward Euler (3.16) and Bilinear 
integrators (3.16) below, the integrators' inputs are S(z) and the outputs Y(z). These 
correspond to the z-Transforms of s(k) and y(k) in Figure 3.5, in which these integrators 
can replace the integrator block, with the proviso that the Forward Euler DSM has no delay 
in the feedback path. In other words, F(z) would be directly equivalent to the output V(z) 
instead of the unit delayed output, z~lV{z). 
The discrete form of the Forward Euler Integrator equation is: 
yF(k) = s(k-l) + yF(k-l) (3-14) 
corresponding to Figure 3.4(b). The ^-Transform of (3.14) is: 
YF{z) = z-1S{z) + z-1YF(z) 
^ ( l - r ^ z ) = z~lS(z) 
z'1 
YF(z) = 1 - z-
S(z) 
(3.15) 
The Bilinear integrator equation: 
YB(Z) = 
'1 + z-
1 - z - 1 
S(z) (3.16) 
The Bilinear Integrator can be formed by summing the outputs of a Forward and Reverse 
Euler Integrator. This is shown algebraically below. 
YB{Z) 
^YB(z) 
l + z - 1 
S(z) 
+ 1 - Z ' 1 1-z-
YF(z) + YR(z) 
S(z) 
1 
1 - Z ' 1 
S(z) 
(3.17) 
The circuit implementation of these integrators is explained in Chapter S12. The DSM 
equation for a Forward Euler implementation of a DSM can be derived using the Forward 
Euler Integrator equation 3.16 with input S(z) and output Y(z) corresponding to the z-
Transform of the integrator's input s(k) and output y(k) of Figure 3.5. Since there is no 
delay in the feedback path of a Forward Euler Integrator DSM, the integrator's input s(k) 
is equal to the DSM's input u(k) less the DSM's output v(k): 
s(k) = u(k) — v(k) (3.18) 
The z-Transform of (3.18) is: 
S(z) = U(z) - V(z) (3.19) 
Combining (3.16) with (3.19) results in: 
Y(z) = 
1-z - l 
[U(z) - V(z)] (3.20) 
Combining (3.20) and the output of a DSM (3.7) gives: 
V(z)-E(z) = 
V(z) = 
<S> (1 - z'^Viz) = 
&V{z)-z-lV(z) = 
1 -z-1 
. v - 1 
[U(z) - V(z)} 
[U(z) - V(z)} + E{z) 
1 -z-1 
z~l [U{z) - V{z)\ + (1 - z-^Eiz) 
z~lU(z) - z-lV{z) + (1 - z-1)E{z) (3.21) 
Which simplifies to: 
V(z) = z~lU{z) + (1 - z-^Eiz) (3.22) 
3.4 Derivation of a Delta Sigma Modulator from a 
Delta Modulator 
Delta Sigma Modulation is derived from Delta Modulation [6]. Since both the Delta Mod-
ulator and Demodulator contain an integrator (Figure 2.2) and since integration is a linear 
function, the integrator in the Delta Demodulator can be moved to the Delta Modulator's 
input stage (Figure 3.7). Again, due to integration's linear properties, the two integrators 
now in the modulator can be combined and moved after the summation. This results in a 
Delta Sigma Modulator (Figure 3.1). 
3.5 Advantages of Delta Sigma Modulators 
Apart from noise shaping, DSM also has the advantage that, unlike D M , it transmits the 
DC level of the input signal (see Figure 3.8). Similarly to D M , it requires less bandwidth 
for transmission than P C M [4]. Furthermore, since a DSM oversamples, the requirements 
Figure 3.7: Derivation of Delta Sigma Modulation from Delta Modulation [5]. 
on the low-pass, anti-aliasing filter on the input of the DSM are much less stringent than 
for other types of A D C . This implies that a simpler input filter with a much reduced roll-off 
rate can be employed [5]. 
3.6 Delta Sigma Demodulator 
The output of a Delta Sigma Modulator is usually a 1-bit wide binary stream of ones and 
zeros at the oversampling frequency fs and represents the amplitude of the input. This is 
easily seen for the D S M output in Figure 3.8, which is composed of the recurring pattern 1101 
corresponding to a constant analog input of 0.5. The input's dynamic range is [—1, +1] in 
this example. This output is converted into n-bit binary words at the Nyquist rate fN using 
a digital decimation filter. This conversion does not require the use of an integrator, and so 
avoids the transmission noise induced accumulative error problems of Delta Modulation [4]. 
A simple digital filtering scheme is discussed here and is covered in more detail in Part II. 
The simplest implementation of a decimation filter uses an n-bit up/down counter as an 
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Figure 3.8: Output of Delta Sigma Modulator (top) Delta Modulator (middle), for a steady 
DC input of 0.5 (bottom). 
Figure 3.9 shows a component level implementation of an up/down counter used as such a 
filter. This is known as a Sine1 Decimator and implements the following averaging function: 
M - l 
(3.23) 
where w(i) is the n-bit output of the up/down counter, v(j) is the 1-bit wide digital output 
of the DSM. M is the oversampling ratio, the oversampling frequency divided by the Nyquist 
frequency: 
M = fs 
f N 
(3.24) 
Using the D S M output of Figure 3.8 (the repeating 1101 pattern), equation (3.23) and 
assuming a oversampling frequency of four times the Nyquist rate (R = 4): 
1 M _ 1 3 
^ ) 4 E ^ ' ) = I ( 1 + 1 + 0 + 1 ) = I = 
3=0 
0.75 (3.25) 






Figure 3.9: n-Bit Up/Down Counter and n-Bit Register for decimation filtering [9]. 
Note that this result is for the range [0,1], and needs to be scaled to the dynamic range of 
the input [—1,1]. It must then be converted to the corresponding n-bit binary representation. 
Therefore, 0.75 corresponds to 0.5 on the interval [—1,1] and for n = 8 to 192 on [0,255]. 
As in this example, the output of a DSM is periodic for DC inputs with rational values. 
However, for irrational DC inputs the output is non-periodic [8]. This non-periodic nature 
can be observed in the DSM output in Figure 3.10 for the irrational DC input u(t) = -. 
A decimation filter can be implemented using a n-bit up/down counter which counts up 
on receiving a one and down on receiving a zero, thereby maintaining a running average of 
the input signal. If the up/down counter counts at the oversampling frequency fs and is 
reset at the end of M cycles to its midrange value, it will produce an n-bit binary word w(i) 
representing its average value every M cycles. Before being reset, the counter's output, w(i), 
is loaded into and then held by an n-bit register which forms the output of the A D C . Note 
that the up/down counter's design is slightly complicated by the need to reset and count 
up/down simultaneously (effectively a synchronous preset to the midrange value plus one or 
minus one, depending on the value at the input), since there is no break in the output from 
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Figure 3.10: D S M non-periodic binary output v(k) for irrational input u(t) = - . Additional 
periodic function plotted at one forth sampling frequency to aid identification of non-periodic 
nature oiv(k). 
details). 
The disadvantage of this filter is that an increase in the ADC's resolution requires an 
increase in the oversampling rate, as per the relation: 
2" = M (3.26) 
where n is the resolution in bits and M is the oversampling ratio. Thus, to increase the 
ADC's resolution by one bit the oversampling rate must be doubled. This is merely the 
observation that with a higher oversampling ratio, more bits are needed in the counter to 
count the number of -f-ls and -Is output by the modulator before the counter is reset after 
M cycles. However, the real limit on the resolution of an A D C is set by its signal to noise 
ratio (SNR), where approximately 51dB corresponds to an 8-bit resolution [13] in a standard 
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non-oversampled A D C . This follows the relation: 
SNR = 6ndB + 3dB n-bits (3.27) 
Oversampling modifies this SNR to bits of resolution relationship. This is covered in 
more detail in Part SII. More sophisticated digital decimation filters which lower the two 
to one oversampling to resolution ratio enforced through the use of an averaging filter are 
certainly possible [14], but beyond the scope of this work. 
3.7 Second Order Delta Sigma Modulators 
u(k) sl(k) yl(k) s2(k) y2(k) v(k) 
f(k) 
DAC z 1 
Figure 3.11: Second Order Delta Sigma Modulator. 
A general diagram of a Second Order DSM is given in Figure 3.11. Note that it contains 
two feedback loops and two integrators. A linear equation for a Second Order DSM can be 
derived from the Second Order D S M in Figure 3.12 which includes the quantization noise 
source. The derivation is similar to that for the First Order DSM in Section 3.3. 
Starting with the discrete time equations for the output v(k) and the two integrators 
u(k) s l ( k ) Integrator ylflO s2(k) Integrator y2(k> 
e(k) 
v(k) 
Figure 3.12: Second Order Delta Sigma Modulator with quantization noise source and dis-
crete integrators. 
yi(k) and y2{k): 
v(k) = y2(k) + e(k) 
Vi(k) = yi{k - 1) - v(k - 1) + u(k) 
y2{k) = y2(k-l)-v{k-l) + yi{k) 
The 2-Transforms of (3.28), (3.29) and (3.30) are: 
V(z) = Y2(z) + E(z) 








= z-lYx{z)- z-1V(z) + U{z) 
= U{z)-z-1V{z) 
U(z) - z-lV(z) 
l - z - l 
(3.33) 
(3.34) 
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and: 
Y2{z) = z-lY2{z) - z~lV(z) + Yx{z) (3.35) 
Substituting (3.32) into (3.35): 
V{z) - E{z) = z~lY2{z) - z-lV{z) + Yx{z) (3.36) 
and (3.31): 
V(z)-E(z) = z-1Y2(z)-z-1(Y2(z) + E(z)) + Y1(z) 
= z~lY2{z) - z-lY2(z) - z'lE{z) + Y^z) 
= -z-1E(z) + Y1{z) (3.37) 
Substituting (3.34) into (3.37): 
i , N U(z) - z'^Viz) 
V(z)-E(z) = -z-'Eiz) + 1 L - z_x V > 
&{l-z-l){V(z)-E{z)) = - ^ - ^ ( ^ ( l - z - ^ + f / ^ - z - V ^ ) 
^ - z-lV{z) - E{z) + z-'Eiz) = -z-1E(z) + z-2E(z) + U{z)-z-1V{z) 
<*V(z)- E(z) + z-1E(z) = -z-1E(z) + z-2E(z) + U(z) 
^V{z) = f/(z) + (1 - 2z~l + z-2)E(z) 
Which leads to the Second Order DSM equation: 
V(z) = U{z) + (1 - z^fEiz) (3.38) 
Or alternatively: 
V(z) = U(z) + H(z)E(z) (3.39) 
where H(z) = (1 - z~1)2. 
Second Order DSMs have the advantage of better noise-shaping over First Order DSMs. 
This results in a lower oversampling ratio for a given resolution [8]. The quantization noise 
E{z) in the signal band of a Second Order DSM is attenuated by H{z) = (1 - z - 1 ) 2 as 
compared to H(z) = (1 - z~l) for a First Order DSM (see Figure 3.13). Furthermore, for 
Second Order DSMs, repeating bit patterns are less common than in First Order DSMs. 
This makes the quantization noise less dependent on the input and thus the noise in the 
output less frequent [12]. Again this lower noise implies a better oversampling to resolution 
ratio. 
3.7.1 Alternative Second Order DSMs 
As with the First Order DSM, Forward and Bilinear integrators can be employed to create 
Second Order DSMs. The equation for a Second Order, Forward Euler DSM is: 
V{z) = z-2U(z) + (1 - z-1)2E{z) (3.40) 
3.8 Higher Order Delta Sigma Modulators 
Higher order DSMs are desirable due to their better noise shaping (see Figure 3.13) and thus 
lower oversampling ratio for a given resolution. However, DSMs of the type presented above, 
and of third order or greater (three or more feedback loops and three or more integrators), 
can be easily excited into self-sustaining oscillations. This is particularly true if only two 
levels of feedback quantization are used [15]. A DSM employing two feedback loops, two-level 
quantization and a gain in each stage of less than two results in a stable system, one where 
the integrators return to small values after a stimulus is removed [15]. Higher order DSMs 
are possible. For some current examples see: third order [16], fourth order [17] and sixth 
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Figure 3.13: Frequency response of quantization noise attenuation function H(z) = (1 — 2 - 1 ) " 
for n = 1 (First Order), n = 2 (Second Order) and n = 3 (Third Order) DSMs, plotted against 
frequency normalized to the sampling frequency, fs- Unattenuated P C M quantization noise 
is plotted for comparison. 
order [18]. DSMs of higher than second order can be made stable by the employment of a 
Infinite Impulse Response (IIR) noise transfer function instead of a Finite Impulse Response 
(FIR) [8], which was used in the First and Second Order DSMs presented in 3.3 and 3.7 
above. Use of an IIR results in a noise transfer function H(z) of the form: 
(z - l)n 
BM = (3.41) 
where D(z) is a polynomial in z. Determining a value of D(z) which will result in a stable 
modulator is non-trivial and may still require lengthly simulation to confirm stability [8]. 
This places it beyond the scope of this work, along with several other D S M topologies: 
cascaded [19] and [20], pipelined [21] and [22], and parallel [23]. 
Part II 
S2Ia: A Modified S2I 
Switched-Current Memory Cell 
A modified version of the S 2I Switched-Current Memory Cell, the S 2Ia Switched-Current 
Memory Cell, can be seen in Figure II. 1 [24]. Its obvious difference from the S 2I Switched-
Current Memory Cell of Figure 9.9 is that the S 2Ia is simpler: it has two fewer switches. 
The S2I's Si switch is not implemented in the S 2Ia, and the 5 2 and S5 switches which diode 
connect the memory transistors Mx and M 2 are combined into one switch in the S 2Ia Cell. 
Thus the latter has no need for the 4>\A and 4>IB clock phases and their associated clock lines. 
V D C 
P H I L ' L T 
U N O 
P H I 
L 1 
Ml 
- O I I 0 U T 
Figure II. 1: A modified S 2I Switched-Current Memory Cell, the S 2Ia [24]. 
This Part will cover the analysis of this S 2Ia Switched-Current Memory Cell, the imple-
mentation of a Delay Element and a Bilinear Integrator using this cell and the design and 
simulation of a First Order Delta Sigma Modulator employing the S 2Ia Bilinear Integrator. 
The design of the other components required to implement a Delta Sigma Modulator (DSM), 
a digital to analog converter (DAC) and a comparator-based current quantizer, and a simple 
digital decimation filter (used to convert the DSM's 1-bit wide digital output to an 8-bit 
binary value), are also covered, along with their simulation results. 
The circuits in this Part were designed for Hewlett-Packard's 0.5//m AM0S14TB fabri-
cation process available through the MOSIS service at the University of Southern California. 
Al l the circuits in this Part are analog and were simulated using the BSIM3v3.1 transistor 
model (see Appendix A.3 in the Supplement) for greater accuracy [25] as compared to the 
SPICE Level 3 transistor model (see Appendix A . l in the Supplement). However, the M O -
SIS "0.5um" Scalable CMOS (SCMOS) design rules [26] are based on a A (the minimum 
dimension) of 0.3/rni, making AMOS14TB effectively a 0.6um process. Using SCMOS rules, 
all transistor dimensions (and other distances) are required to be a multiple of A i.e. of 0.3/mi, 
hence the quantized nature of transistor dimensions in the circuits to follow. Note also that 
AMOS14TB is a low-voltage process, the positive supply voltage VDD and hence logic one 
are both equal to 3.3V. 
Chapter 4 
The S2Ia Switched-Current Memory 
Cell 
The S 2Ia Switched-Current Memory Cell's operation can be followed in Figure 4.1 as it is 
clocked by the non-overlapping clock signals <fii and 4>2 of Figure 4.2. During the 4>i input 
phase, Si is closed, connecting the input current iin to the drains of the transistors Mi and 
M2. At the same time, 52 is closed, diode-connecting both Mi and M 2 , resulting in the circuit 
of Figure 4.1(a). During this phase, iin charges M i and M 2 ' s parasitic gate capacitances, Ci 
and C 2 respectively. In Figure 4.1(b), the 4>2 output phase, S3 closes connecting the output 
iout, forming the circuit in Figure 4.1(b). Due to the retention of charge by Ci and C 2 , 
the gates of Mi and M2 retain their gate to source voltages VGSI and VGS2 respectively as 
illustrated in Figure 4.1(c). Since the gates were linked in the 0i phase, VGSi and VGS2 were 
equal and remain equal in the (j)2 phase. The gate voltages cause an output current iout to 
flow out of the cell, where i o u i is equal to the input current iin. 
An equation for iout can be derived using Figure 4.1(c) [27]. Assuming both Mi and M 2 
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Figure 4.1: S 2Ia Switched-Current Memory Cell operation: (a) fa input phase (b) fa output 











Figure 4.2: Non-overlapping clock signals fa and fa and input iin and output iout currents 
for the S 2Ia Switched-Current Memory Cell. 
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are saturated and neglecting channel length modulation, then from (S5.12) and (S5.6): 
Im = kp(VSGi + Vtp)2 (4.1) 
and: 
lD2 = kn(VGS2-Vtn)2 (4.2) 
Since VSGi = Ksi - VG1 and VGS2 = VG2 - VS2, (4.1) and (4.2) can be expanded to: 
IDi = kp(Vsl-VG1 + Vtp)2 (4.3) 
ID2 = kn (VG2 - VS2 - Vtnf (4.4) 
Since M i ' s source is equal to VDD and M 2 ' s source is ground (OV), (4.3) and (4.4) become: 
IDI = kp{VDD-VG1 + Vtp)2 (4.5) 
and: 
ID2 = kn(VG2-0Y-Vtn)2 
= kn(VG2-Vtnf (4.6) 
Since Mx and M 2 ' s gates are tied together, the gate voltages VG1 and VG2 are equal, thus: 
VG = VG1 = VG2 (4-7) 
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Substituting (4.7) into (4.5) and (4.6) yields: 
IDI = kp(VDD-VG + Vtp)2 (4.8) 
ID2 = kn(VG-Vtn)2 (4.9) 
Using K C L at node 1 in Figure 4.1(c): 
ID2 = IDI + iout 
iout = ID2~ID\ (4.10) 
Substituting (4.8) and (4.9) into (4.10): 
W = kn(VG-Vtn)2-kp(VDD-VG + Vtp)2 
= kn (V2 - 2VGVtn - V2n) - kp (V2D - 2VDDVG + 2VDDVtp + V2- 2VGVtp + V2) 
= knV2 - 2knVGVtn - knV2 
-kpV2D + 2kpVDDVG - 2kpVDDVtp - kpV2 + 2kpVGVtp - kpV2 
= (kn - kp)V2 + 2VG [kp(VDD + Vtp) - knVtn] - kp (V2D + 2VDDVtp + V2) + knV2n 
= (kn - kp)V2 + 2VG [kp(VDD + Vtp) - knVtn] - kp (VDD + Vtp)2 + knV2 (4.11) 
In (4.11), the VG term distorts the output z o u t , the VG term gives a linear dependence of 
W on VG and the remainder creates a DC offset. The distortion can be removed by setting 
hp equal to kn i.e. from (S5.13) and (S5.7): 
VyCox Wi UnCpx W2 
2 L\ 2 L2 
^fipy1 = (4.12) 
L\ L2 
which can be achieved by adjusting the lengths and widths of M i and M2. The DC offset 
component of (4.11) can be canceled in a differential, balanced structure. 
The modified second generation SI memory cell has the advantage with respect to the 
S2I of only requiring two clock signals (fa and fa), and since there is no subdivision of the 
input phase, it has twice the operational bandwidth. 
4.1 S2Ia Memory Cell Simulation Results 
The S 2Ia Memory Cell in Figure 4.3, with the transistor dimensions given in Table 4.1, was 
simulated using the resistive load configuration of Figure 4.4. The memory cell was clocked 
by the non-overlapping clocks fa and fa and three sets of simulations were conducted on 
this circuit: the first set of simulations fixed fa and fa's duty cycle at 40% while the clock 
frequency was varied from 10MHz-60MHz. The results of these simulations can be seen in 
Figures 4.8-4.13. The second set of simulations were conducted with a fixed 50MHz clock 
frequency, while the duty cycle was varied from 25%-50%, see Figures 4.14-4.19 for the 
results. A third set of simulations were performed with 50MHz, 40% duty cycle clocks while 
the values of the resistive loads (Ri and R2) were varied from 250O-32KO. The resulting 
simulation traces are recorded in Figures 4.20-4.27. 
The input iin for all of these simulations was a ±100/LtA square wave at half the clock 
frequency. The amplitudes of the output waveforms for the three sets of simulations are 
summarized in Table 4.2 (10MHz-60MHz clock frequency), Table 4.3 (25%-50% duty cycle 
clocks) and Table 4.4 (250fi-32Kfi output loads). These values are also graphed in Figure 4.5, 
Figure 4.6, and Figure 4.7, respectively. 
Optimum performance for this memory cell and a 50MHz clock frequency can be seen 
from the graphs to be with a 45% duty cycle and a load of Ri = R2 =1K£1 Note that 
a 45% duty cycle for fa and fa at 50MHz translates into a 9ns pulse every 10ns (every 
half clock cycle) alternating between fa and fa as shown in Figure 4.2. This implies a Ins 
separation between the pulses on the clock lines which would require clock edges with a Ins 
or less rise and fall time. This might be difficult to achieve in practice and would leave no 
margin for clock skew. The clock signals used to clock the memory cell can be generated 
using one of the two clock generators in the Supplement's Appendix C (the Low Speed 
Clock Generator of Appendix C . l . l or the High Speed Clock Generator of Section C.1.2), 
with simple modifications. The High Speed Clock Generator is particularly flexible and 
almost any duty cycle for fa and fa can be attained by the addition and subtraction of pairs 
of inverters in the chains driving PHI1 and PHI2 in the Figure SC.7. Both of these clock 
generators can achieve Ins rise and fall time in simulation, however the RC delay incurred 
while driving the fa and fa clock signals across a chip will likely degrade this slew rate and 
introduce clock skew between the clock signals. Therefore, a better choice might be a 40% 
duty cycle resulting in a 2ns separation of the clock pulses at 50MHz, allowing for longer 
rise and fall times as well as for clock skew. A 40% duty cycle was employed in all the 
simulations in this Chapter where the duty cycle was not varied. A longer duty cycle is more 
favorable since the cell's output current then has more time to settle (see Section S10.3) with 
the theoretical maximum duty cycle for two non-overlapping clock being 50%. However, any 
non-ideal clock waveform has rising and falling edges which would overlap given a 50% duty 
cycle, and this would causes wide initial current spikes on the cell's output current iout as 
shown in Figure 4.19. 
Variation of the output current with sampling frequency can be seen in the graph in 
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Figure 4.3: S 2Ia Memory Cell schematic. 
Figure 4.4: S 2Ia Memory Cell test schematic. 
Figure 4.5. For the frequency range 30MHz-50MHz, the output current varies by only a 
few percent. At both ends of this range, the cell starts departing further from its expected 
±100/iA output current: w is 122/izA for iin equal to lOOuA and a clock frequency of 
20MHz (Figure 4.9), while i^t is -92.5/iA for iin equal to -100/zA and a clock frequency 
of 60MHz (Figure 4.13). This frequency dependence is a non-ideality predicted by (S10.34) 
of Section S10.3. Note the large fraction of the half clock cycle required for the negative 
output current to reach its final value in Figure 4.13, evidence of the settling behavior and 
the approximate 60MHz limit of operation of this circuit (in this process). 
Resistive output loads were used in the simulations of this circuit to remove any frequency 
dependence on the current sink/source ability of the loads from the simulation results. As 
expected, the cell's output current was fairly stable with respect to load variation for loads 
of around l K f i , corresponding to the approximate output impedance of an MOSFET. Sig-
nificant variation in output current amplitude starts for loads of 4Kf2, and worsens rapidly 
with increasing load resistance as can be seen in the graph of Figure 4.7. 
Although the basic S 2Ia Switched-Current Memory Cell shows fairly good independence 
of clock frequency and output load, what isn't obvious from the simulation results in Fig-
ures 4.9-4.27 is its linearity. This parameter is important for an A D C and the basic S 2Ia 
Cell's linearity is poor. Fortunately, better linearity was obtained with the circuit forming 
the basis of the Bilinear Integrator used to implement the A D C employed in this thesis. This 
circuit is the Amplifying S 2Ia Switched-Current Memory Cell covered in the next section. 
Transistor Length (/mi) Width (urn) 
Afi 6 140 
M 2 6 14 
TGX NMOS 1.2 2.4 
TG X PMOS 1.2 7.2 
INVX NMOS 0.6 1.2 
/ i v v x pmos 0.6 4.8 
Table 4.1: S 2Ia Memory Cell and Test Schematic transistor dimensions. 
fclk i o u t for 
Un — — 100/xA «in = +100/LtA 
10MHz -108.36/zA 167.55//A 
20MHz -99.444/iA 122.44//A 
30MHz -100.07/xA 101.96>A 
40MHz -99.614/iA 100.08/iA 
50MHz -96.894/JA 99.535/xA 
60MHz -92.549//A 100.48/zA 
Table 4.2: Table of S 2Ia Memory Cell output current for varying clock frequency. Clock duty 
cycle is 40% and R1 = R2 = 1KQ. 
Duty Cycle i o u t for 
iin = -100/xA i i n = +100/xA 
25% -48.158/iA 101.59//A 
30% -67.128/iA 99.993/xA 
35% -84.577uA 99.856/iA 
40% -96.3/xA 100.15/AA 
45% -100/uA 99.793/iA 
50% -100.47/xA 99.702/xA 
Table 4.3: Table of S 2Ia Memory Cell output current for varying duty cycle clocks. 
fdk = 50MHz and Rl = R2 = l K f i . 
i l l , R2 i o u t for 
kn = -100/xA iin = -r-100/xA 
250Q -99.891//A 99.812/^A 
500ft -99.941//A 99.8//A 
mn -100/iA 99.793/xA 
2KQ -100.12//A 99.82/xA 
4Kfi -97.694uA 99.917/iA 
8KQ -84.557/xA 100.26/^A 
16Kft -63.582M 101.44/iA 
32KQ -39.382uA 97.535/zA 
Table 4.4: Table of S 2Ia Memory Cell output current for varying output load resistances. 
fdk = 50MHz with a 40% duty cycle. 
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Figure 4.5: Graph of S 2Ia Memory Cell output current for varying clock frequency. Clock 
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Figure 4.6: Graph of S 2Ia Memory Cell output current for varying duty cycle clocks. 
fdk = 50MHz and RX = R2 = 1KX2. 
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Figure 4.7: Graph of S 2Ia Memory Cell output current for varying output load resistances. 
fdk = 50MHz with a 40% duty cycle. 
folk = 10MHz, 40% duty cycle 
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Figure 4.8: S 2Ia Memory Cell operation for 10MHz clocks. 
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Figure 4.10: S 2Ia Memory Cell operation for 30MHz clocks. 
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Figure 4.12: S 2Ia Memory Cell operation for 50MHz clocks. 
folk = 60MHz, 40% duty cycle 
Figure 4.14: S 2Ia Memory Cell operation for 25% duty cycle clocks. 
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Figure 4.16: S 2Ia Memory Cell operation for 35% duty cycle clocks. 
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Figure 4.18: S 2Ia Memory Cell operation for 45% duty cycle clocks 
Figure 4.20: S 2Ia Memory Cell operation for 250O output loads. 




















J 30- iuT| -, A7BU | 
3.5 — 
z 5 -= 
2 - i 
500mH 
0 = 
-SOOm — SOOu-i 
•200u-| 
L h — 
0 20n 40n 55n 
Bra 
7Sn 
' ' ' " I 1 1 
<00n I20n 1«n lOOn 
Figure 4.22: S 2Ia Memory Cell operation for 1KO output loads. 
Figure 4.24: S 2Ia Memory Cell operation for 4Kfi output loads. 
Figure 4.26: S 2Ia Memory Cell operation for 16Kfi output loads. 
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Figure 4.28: Amplifying S 2Ia Switched-Current Memory Cell. 
4.2 Amplifying S2Ia Cells 
As with the S 2I Switched-Current Memory Cell, the output of the S 2Ia Switched-Current 
Memory Cell is not much amplified, and as such, the output current i o u < might actually 
be attenuated with respect to the input current. Cascades of S 2Ia cells would thus require 
amplification to restore the amplitude of the output current of the last cell in the cascade to 
the same level (or greater) than the current input to the first cell in the cascade. 
Since the S 2Ia Cell is based on the S 2I Cell, the same amplification technique employed in 
the latter (the addition of an amplifying output stage as per Figure S9.13) can be used in the 
former as shown in Figure 4.28. It is this Amplifying S 2Ia Switched-Current Memory Cell 
that forms the basis for the S 2Ia Delay Element (Chapter 5) and the S 2Ia Bilinear Integrator 
(Chapter 6). Due to its complexity, the Amplifying S 2Ia can be reduced to symbolic form 
( a ) ( b ) 
Figure 4.29: Amplifying S 2Ia Switched-Current Memory Cell (a) and symbolic form (b). 
as per Figure 4.29(b), which will be employed to simplify analysis of the Delay Element and 
Bilinear Integrator circuits. 
The simulations in Figures 4.31 and 4.32 show the input current iin and output current 
iout, along the with the 20MHz, 40% duty cycle, non-overlapping clocks fa and fa for a 
ilOO^tA, 10MHz square wave input and a 100//A, 1MHz sine wave input, respectively. Un-
surprisingly, the bandwidth of the Amplifying S 2Ia is less than that of the basic S 2Ia. Both 
simulations employed the resistively loaded test circuit of Figure 4.30 and the transistor 
dimensions in Table 4.5. The dimensions of the output stage transistors M 2 and M 4 (in 
Figure 4.28 and Table 4.5) were chosen to achieve unity gain between the amplitude of the 
input and output currents. Scaling of the output current through a gain ratio of greater 
than one (or less than one) is also possible. 
Further advantages of this configuration are its greater linearity (as shown by the output 
sine wave in Figure 4.32) in comparison to the basic S 2Ia Cell and the ability to add multiple 
outputs, which is discussed in the next section. 
Transistor Length (/iin) W i d t h (/im) 
M i 6 121.5 
M 2 3 59.7 
M3 6 11.7 
M 4 3 6.3 
TGX NMOS 1.2 2.4 
T G S PMOS 1.2 7.2 
INVX NMOS 0.6 1.2 
J W X PMOS 0.6 4.8 
Table 4.5: Amplifying S 2Ia Cell and Test Schematic transistor dimensions. 
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Figure 4.30: Amplifying S 2Ia Memory Cell test schematic. 
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Figure 4.31: Amplifying S 2Ia Memory Cell operation for ±100>A, 10MHz square wave input 
and 20MHz, 40% duty cycle, non-overlapping clocks. 
Figure 4.32: Amplifying S 2Ia Memory Cell operation for a 100/xA, 1MHz sine wave input 
and 20MHz, 40% duty cycle, non-overlapping clocks. 
V D D 
3.3 
M 2 ^ 113,-
P H H O 
L = 1 . 2 u W = 7 . 2 u 
m o — B 
.TG1 L = 1 . 2 u 
L = 1 . 2 u U=2.^I7Y 
P H I 1 _ L ^ 
L = 1 , 2 u 
U = 7 . 2 u 
• W = 2 . 1 u 
[G2 
OUT 0UT2 
M 5 l MB I 
Figure 4.33: Double Output Amplifying S 2Ia Switched-Current Memory Cell. 
4.2.1 Multiple Output Amplifying S2Ia Cells 
More than one output stage can be added to the basic S 2I Cell, as shown in Figure 4.33. The 
simulations in Figures 4.35 and 4.36 show the input current iin and scaled output currents 
W i a n d iout2, along the with 20MHz, 40% duty cycle, non-overlapping clocks fa and fa for 
a ±100/xA, 10MHz square wave input and a lOO^A, 1MHz sine wave input to the circuit in 
Figure 4.33, respectively. The resistively loaded test circuit in Figure 4.34 was used for these 
simulations. Note that the transistor dimensions in Table 4.6 result in unity gain for both 
both output currents iout\ and iout2, useful for SI circuits requiring unity gain in both the 
feed-forward as well feedback paths. iouti and iout2 can naturally be scaled independently of 
each other, and further output stages can be added as desired. 
Transistor Leng th (/im) W i d t h (/xm) 
M i 6 122.5 
M 2 3 57 
M 3 3 57 
M 4 6 11.4 
M 5 3 6 
M 6 3 6 
TGX NMOS 1.2 2.4 
T G X PMOS 1.2 7.2 
/ i V K NMOS 0.6 1.2 
INVX PMOS 0.6 4.8 
Table 4.6: Double Output Amplifying S 2Ia Cell and Resistive Test Schematic transistor 
dimensions. 
Figure 4.34: Double Output Amplifying S 2Ia Memory Cell test schematic. 
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Figure 4.35: Double Output Amplifying S 2Ia Memory Cell operation for ± 1 0 0 M , 10MHz 
square wave input and 20MHz, 40% duty cycle, non-overlapping clocks. 
Figure 4.36: Double Output Amplifying S 2Ia Memory Cell operation for 100/zA, 1MHz 
wave input and 20MHz, 40% duty cycle, non-overlapping clocks. 
Chapter 5 
S2Ia Delay Element 
Although the Delay Element is not directly used in this work, its design is a necessary step 
before the design of a Bilinear Integrator, and it is also a standard building block used in 
the construction of SI systems. It is therefore included here for the sake of completeness. 
The Delay Element, as shown in Figure 5.1, is simply a cascade of two of the Amplifying 
S2Ia Switched-Current Memory Cells from Figure 4.28. Redrawing Figure 5.1 using the 
symbolic form of the Amplifying S 2Ia Cell of Figure 4.29(b) results in the symbolic S 2Ia 
Delay Element of Figure 5.2 [24]. This symbolic form is identical to that of the S 2I Delay 
Element of Figure S11.8. Due to the functional equality of the S 2I and S 2Ia Delay Elements, 
the current equations governing the interaction between the two S 2Ia Cells in the S 2Ia Delay 
Element are identical to those governing the interactions of the two S 2I Cells in S 2I Delay 
Element as derived in Section SI 1.3, therefore this derivation will not be repeated here. 
Thus (S11.24) and (S11.26), respectively the discrete time output current equation for the 
S2I Delay Element and its z-Transform, apply to the S 2Ia Delay Element as well. The latter 
equation is repeated below for reference, where A is equal to one for the transistor dimensions 
given in Table 5.1: 
H(z) = ^ = A V 1 (5.1) 
67 
Transistor Length (//m) W i d t h (urn) 
Mx 6 123 
M2 3 68.1 
M 3 6 111 
M 4 3 72 
M 5 6 11.7 
M6 3 6.9 
M7 6 11.7 
M8 3 7.5 
TGX NMOS 1.2 2.4 
TGX PMOS 1.2 7.2 
INVX NMOS 0.6 1.2 
INVX PMOS 0.6 4.8 
Table 5.1: S 2Ia Delay Element and Test Schematic transistor dimensions. 
5.1 S2Ia Delay Element Simulation Results 
Figure 5.4 shows the simulation of a Delay Element with the transistor dimensions given in 
Table 5.1 and for 20MHz, 40% duty cycle, non-overlapping clocks. The input is a — 100/xA 
to +100/uA step in the input current i j n starting at 150ns (with a Ins rise time). The 
corresponding step in the output current iout from —100/iA to +100/xA occurs one clock-
cycle (50ns) later: starting at 200ns (plus Ins for the rise time of the fa clock pulse). This 
(and subsequent Delay Element) simulations were conducted using the resistive load test 
circuit of Figure 5.3. 
The simulation in Figure 5.5 is of 100//A amplitude, 1MHz sine wave input on iin and 
the corresponding unit delayed output on W - Figure 5.6 shows the simulated result for a 
±100/iA, 10MHz square wave input on iin. . 
Figure 5.1: S 2Ia Delay Element circuit schematic implementing H(z) 
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Figure 5.3: S 2Ia Delay Element test schematic. 
Figure 5.4: S 2Ia Delay Element operation for a -100//A to +100/xA step input and 20MHz, 
40% duty cycle, non-overlapping clocks. 
Figure 5.5: S 2Ia Delay Element operation for a 100/xA, 1MHz sine wave input and 20MHz, 
40% duty cycle, non-overlapping clocks. 
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Figure 5.6: S 2Ia Delay Element operation for a ±100yuA, 10MHz square wave input and 
20MHz, 40% duty cycle, non-overlapping clocks. 
Chapter 6 
S2Ia Bilinear Integrator 
S2Ia Switched-Current Memory Cells can be used to form a Bilinear Integrator [28]. The 
circuit in Figure 6.1, is based on the S 2I Bilinear Integrator of Figure S12. l l . Their symbolic 
forms are identical: contrast the S 2Ia Bilinear Integrator's symbolic form in Figure 6.2 and 
the S 2I Bilinear Integrator's symbolic form in Figure S12.9. Both designs are differential, 
with iin+ equal to ?;„ and equal to —%in. As with the S 2Ia Delay Element of Chapter 5, 
the current equations governing the interactions of the current memory cells comprising the 
S2I and S 2Ia Bilinear Integrator circuits are identical. Thus the derivation of the (differential) 
current transfer functions relating the input currents iin+ and iin- to the output currents w + 
and i^-, (S12.81) and (S12.84) respectively, for the S 2I Bilinear Integrator in Section S12.3.2 
holds for the S 2Ia Bilinear Integrator as well. As does the z-Transforms of these functions, 
(S12.87) and (S12.88): 
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Transistor Length (/mi) W i d t h (/mi) 
M i 3 120 
M 2 6 120 
M 3 6 120 
M 4 3 120 
M 5 3 120 
M 6 6 120 
M 7 6 120 
M 8 3 120 
M 9 3 12.3 
M 1 0 6 12 
M n 6 12 
M i 2 3 12.3 
M13 3 12.3 
M 1 4 6 12 
M i 5 6 12 
M i 6 3 12.3 
T G X NMOS 1.2 2.4 
TGX PMOS 1.2 7.2 
Table 6.1: S 2Ia Bilinear Integrator transistor dimensions. 
A l l the simulation results in this chapter employed the S 2Ia Bilinear Integrator shown in 
Figure 6.1 with the transistor sizes given in Table 6.1. The test schematic in Figure 6.3 was 
used to resistively load the integrator's outputs. 
6.1 Simulation Results and Integrator Review 
This section presents the results obtained from SPICE simulations of the S 2Ia Bilinear In-
tegrator, along with a review of integration as pertaining to differential, discrete, bilinear 
integrators as an aid to understanding these results. Note that for the majority of the sim-
ulation traces presented, the input current amplitude has been amplified 80 times to allow 
it to be plotted on the same set of axes as the output current. This is noted in the caption 
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Figure 6.4: Response of Continuous Time Integrator for the step input u{t — 1). 
6.1.1 Simulation Results in Contrast to Ideal Integration 
Figure 6.4 shows a step input and ramp output, while Figure 6.5 shows a sine wave input 
and cosine output for an ideal, continuous time integrator. The output of this integrator is 
fairly intuitive, for the sine wave: 
while the integration of the step function u(t — a) is discussed in Section S3.1.1. 
The S 2Ia Bilinear Integrator is neither continuous time, nor is it single ended: rather 
it operates in discrete time and differentially. Figures 6.20, 6.21, 6.22 and 6.23 show one 
differential output I0UT+ (iout+) and one differential input IIN+ (iin+) of this integrator for 
a bfiA differential sine wave input at 100kHz (6.20 and 6.22) or 200kHz (6.21 and 6.23) and 
sampled at 5MHz (6.20 and 6.21) or 10MHz (6.22 and 6.23). Contrast the output signal in 





Figure 6.5: Response of Continuous Time Integrator for for Sine Input y{t) = sin(i). 
simulated outputs are far different from the expected cosine signal undulating between 0 and 
1 (full range). There appear to be three main deviations in the S 2Ia Bilinear Integrator's 
outputs from that of the continuous time integrator's, namely that the Bilinear Integrator's 
outputs: 
• are centered on the x-axis instead of being exclusively in the first quadrant, 
• amplified with respect to the input signal and this amplification is dependent on the 
input signal frequency and the sampling frequency, 
• and do not correspond to a cosine i.e. the outputs are phase shifted and the phase 
shift is dependent on the input signal frequency and the sampling frequency. 
There are several factors influencing the function and output of the S 2Ia Bilinear Inte-
grator: 
• its differential nature imposes a DC offset, forcing the outputs to center on the x-axis, 
• its discrete nature causes amplification of the input signal dependent on the ratio of 
the sampling frequency to input signal frequency, 
• its non-ideal nature causes a phase shift dependent on the input frequency and the 
sampling frequency, 
• and it suffers from non-linearities and finite dynamic range. 
Each of these factors are covered in the following subsections. 
6.1.2 Output D C Offset Due to Differential Integration 
A positive DC offset on i o u t + shifts the signal from the first quadrant to straddling the x-axis, 
while a negative DC offset on ii0ut- similarly shifts it from the forth quadrant, as shown in 
Figure 6.7. This shifting of the differential output currents is necessary for the employment 
of a comparator as a current quantizer, as is done in this work. The comparator functions 
as a 1-bit A D C to convert the analog output of an integrator into a digital signal. The 
necessity for DC offset currents is illustrated by Figure 6.6, which shows the "expected" 
output of a differential current mode integrator for a sine wave input. The outputs shown 
are not differential as the non-inverted (iiout+) signal is always more positive than the inverted 
ikout-) signal and this can only be decoded as one state by a comparator: true or logic one, 
as shown by the solid line representing the comparator's output in Figure 6.6. A differential 
signaling system requires that the non-inverted and the inverted signals be opposites, but 
also that they exchange values to indicate two states. Thus in the case of differential current 
signaling, the non-inverted signal iiout+ must be able to become more negative than the 
inverted iiout- signal to indicate a false or logic zero. Note that it is also possible to D C 
offset iiout+ and iiout- such that they are both positive (or both negative), and provided they 
are centered around a common value, have a workable differential signaling system, but one 
with half the dynamic range. 
IOUT+: Non-inverted cosine output 
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Figure 6.6: "Expected" Outputs of a Differential Current Mode Integrator and Quantizing 
Comparator for a Sine Wave Input. 
fs = 10MHz, fin = 100kHz 
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Figure 6.7: S 2Ia Bilinear Integrator differential outputs for a differential sine wave input. 
i i n + and i i n _ have been scaled 80X. 
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6.1.3 Output Amplification Due to Discrete Sampling 
Amplification from discrete sampling is easily explained by contrasting the output of a con-
tinuous time integrator, Figure 6.4, and that of a discrete integrator, Figure 6.8, for a step 
input. The ramp output of the continuous time integrator become a staircase in discrete 
time, with the sampling period determining the tread width, and the input step function's 
amplitude the tread height. Figure 6.9 shows the staircase output for a discrete integrator 
sampling at twice the rate of the discrete integrator in Figure 6.8, which results in the slope 
of the staircase being twice as steep. Similarly, a square wave input to a discrete integrator 
causes a triangle wave output as shown in 6.10. The triangle wave's amplitude is not only 
dependent on the amplitude of the square wave input, but also on both the frequency of the 
input and the sampling rate. Figure 6.11 shows the triangle wave output for a square wave 
input at twice the frequency of 6.10, and 6.12 the output for the input square wave of 6.10, 
but sampled at twice the rate. The higher the input square wave's frequency, the lower the 
amplitude of the output triangle wave, while an increase in the sampling frequency results 
in a higher amplitude triangle wave output. The same holds true for sine wave inputs as 
demonstrated in Figures 6.13 (base sine wave input), 6.14 (2X frequency sine wave input) 
and 6.15 (base sine wave input with 2X sampling rate). 
The examples presented in Figures 6.8-6.15 assume a discrete lossless integrator with 
infinite dynamic range and perfect linearity, and neglect the (usually frequency dependent) 
input to output losses which may occur in real integrators, which also suffer from non-ideal 
linearity and limited dynamic range. However, the amplitude of the output of the S 2Ia 
Bilinear Integrator demonstrates this frequency dependence, which can be observed in the 
contrast between the amplitude of the sine wave inputs and the amplitudes of the resulting 
outputs in Figures 6.20-6.23 (recalling that the inputs are scaled 80 times) and the triangle 
wave outputs resulting from square wave inputs in Figures 6.16-6.19, where again only one 







Figure 6.8: Discrete Integrator Operation for a Step Function Input. 
input and one output are displayed for clarity. 
Note the non-linearity evident in the curved nature of the triangle waves in Figures 6.16-
6.19. Ordinarily this would be a concern, however, a Delta Sigma Modulator's integrator 
only requires a dynamic range of twice that of the input dynamic range. For this work, 
the integrator requires a ±200//A dynamic range for a i lOO/ iA input dynamic range (see 
Section 9.1). 
6.1.4 Output Phase Shift 
Discrete sampling usually introduces a frequency dependent phase shift due to the action of 
the implicit Zero Order Hold in the transition from continuous to discrete time [2], as given 
by S7.29 and S7.30 in Section S7.5.1 and illustrated in the phase shift vs. frequency graph 
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Figure 6.13: Discrete Integrator Operation for a Sine Wave Input. 
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Figure 6.15: Discrete Integrator Operation for a Sine Wave Input and 2X Sampling Rate. 
fs = 5MHz, fin = 250kHz 
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Figure 6.16: S 2Ia Bilinear Integrator Operation for a 250kHz, 5/xA Square Wave Input and 
fs = 5MHz. 
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Figure 6.17: S 2Ia Bilinear Integrator Operation for a 500kHz, 5/iA Square Wave Input and 
/ s = 5MHz. 
fs = 10MHz, fin =250kHz 
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Figure 6.18: S 2Ia Bilinear Integrator Operation for a 250kHz, 5/xA Square Wave Input and 
fs = 10MHz. 
s = 10MHz, fin = 500kHz 
Figure 6.19: S 2Ia Bilinear Integrator Operation for a 500kHz, bfiA Square Wave Input and 
fs = 10MHz. 
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Figure 6.20: S 2Ia Bilinear Integrator Operation for a 100kHz, 5/iA Sine Wave Input and 
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Figure 6.21: S 2Ia Bilinear Integrator Operation for a 200kHz, 5/zA Sine Wave Input and 
fs = 5MHz. iin has been scaled 80X. 
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Figure 6.22: S 2Ia Bilinear Integrator Operation for a 100kHz, 5//A Sine Wave Input and 
fs = 10MHz. iin has been scaled 80X. 
Figure 6.23: S 2Ia Bilinear Integrator Operation for a 200kHz, 5//A Sine Wave Input and 
fs = 10MHz. iin has been scaled 80X. 
shift of -90° as calculated from the Bilinear Integrator's transfer function as follows: 
H(z) = 
1 + z-1 z + l 
1 - z~ z - 1 
(6.4) 
Since z is equal to esT (see Section S7.1.1), and where T is the sampling period and s is 





e^T + 1 
eju,T _ i (6.5) 
Using Euler's Formula from (S2.3), (6.5) can be written as: 
cos(^r)+js in(a;r) + l 
H [ J U J ) " c o s ( w T ) + j s i n ( a ; r ) - l 
cos(wT') + 1 + j sin(u/T) cos(u/T) — 1 — j sin(u/T) 
C O S ( C J T ) — 1 + j sin(o;T) cos^T) — I - j sin(wT) 
cos2(coT) + sin2(cvT) - 2j sin(uT) - 1 
cos2(u;T) + sin 2(a;r) - 2cos(wT) + 1 
and employing the trigonometric identity cos2(i9) + sin2(r9) = 1, (6.6) becomes: 
1 - 2 j s i n ( a ; r ) - l 
H M = l - 2 c o s ( c T ) + l 
—2j sin(u;T) 
2 - 2 cos(wT) 
sin(o;T) 
(6.6) 
1 - cos(wT) (6.7) 
The phase is thus: 
sin(u;r) 
l-cos(wT> ZH(jco) = arctan( c ^ ) = arctan(-oo) « -90° (6.8) 
since arctan(^) —>• —90° for r9 —» —oo. 
This frequency independent phase shift was not observed in simulation. Table 6.2 sum-
marizes the phase shifts for simulations of 5/xA sine wave inputs from 10kHz-800kHz as 
shown in Figures 6.27-6.34, and this table is plotted in Figure 6.24. Neglected in the ideal-
ization of (6.8) are several factors which contribute to this anomaly. The first effect is the 
obvious one that it takes time for the signal to propagate through the integrator, particularly 
since the integrator is two-stage circuit formed by a cascade of S 2Ia Memory Cells. These 
cells are clocked on alternate clock phases implying a minimum delay of half the sampling 
period (50ns for a sampling frequency of 10MHz) before the signal appears at the output. 
Further, the output current takes time to settle to its final value and this time may be up 
to slightly less than half the sampling period, approximately 50ns. These two effects create 
an output delay of just under 100ns. This apparent phase shift is only dependent on the 
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sampling frequency. 
As the S 2Ia Bilinear Integrator is far from ideal, its component transistors exert a phase 
shifting effect as well, however, this phase shift is frequency dependent. A S 2Ia Memory Cell 
is ideally a switch in series with a capacitor, with the latter's voltage controlling a current 
source. As implemented in this work, the switch is a transmission gate and the capacitor the 
gate capacitance of a M O S F E T . When closed, the transmission gate switch forms a resistor 
in series with the gate capacitance on the input to a S 2Ia Memory Cell, shown symbolically 
in Figure 6.25. Figure 6.25 is essentially a low-pass filter whose frequency dependent effect 
on a signal's phase is given by [29]: 
6(u) = - arctan(—) (6.9) 
where uic is the cutoff frequency, equal to 1/RC. (6.9) is plotted in Figure 6.26 and can be 
compared to the phase shift results obtained from the simulation of 5/iA sine wave inputs 
at frequencies from 10kHz-800kHz as shown in Figures 6.27-6.34. The phase shifts are 
summarized in Table 6.2 and plotted in Figure 6.24. Phase shifts for input frequencies above 
800kHz become increasingly difficult to measure due to the declining number of sampling 
periods between the zero crossing of the input and output waveforms and the increasing 
distortion in the outputs. Phase shifts below 10kHz are small and would require days of 
simulation time to obtain. 
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Figure 6.24: Simulated S 2Ia Bilinear Integrator Phase Shift for fs = 10MHz 
Figure 6.25: RC low-pass filter circuit. 
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Figure 6.26: Low-pass filter phase response. 
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Figure 6.27: Simulated S 2Ia Bilinear Integrator Phase Shift for 10kHz sine wave input and 
fs = 10MHz. iin has been scaled 80X. 
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Figure 6.28: Simulated S 2Ia Bilinear Integrator Phase Shift for 20kHz sine wave input and 
fs = 10MHz. iin has been scaled 80X. 
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Figure 6.29: Simulated S 2Ia Bilinear Integrator Phase Shift for 40kHz sine wave input and 
fs = 10MHz. iin has been scaled 80X. 
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Figure 6.31: Simulated S 2Ia Bilinear Integrator Phase Shift for 100kHz sine wave input and 
fs — 10MHz. iin has been scaled 80X. 
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Figure 6.33: Simulated S 2Ia Bilinear Integrator Phase Shift for 400kHz sine wave input and 
fs = 10MHz. iin has been scaled 80X. 
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Chapter 7 
Other Components of a Delta Sigma 
Modulator 
7.1 Digital to Analog Converter 
The simplest implementation of a 1-bit voltage mode Digital to Analog Converter (DAC) is 
as a two-position switch which connects its output to either of two voltages as dictated by 
the value on the DAC's input: the positive supply rail for a binary one input or the negative 
(ground) voltage supply rail for a binary zero input. In the S 2Ia DSM, the output of the D A C 
forms an input to the DSM's S 2Ia Bilinear Integrator, a differential, current mode circuit. 
This therefore requires a differential current mode DAC, effectively two two-position switches 
which switch between current sources of opposite polarity. An equivalent circuit for such a 
DAC is shown in Figure 7.1 and its output currents for a binary one followed by a binary 
zero digital input are shown in Figure 7.2. This design can be implemented using transistors 
as current sources and transmission gates as switches, as shown in Figure 7.3 [14], where the 
positive current source is formed by the cascoded transistors Mx and M 2 and the negative 
current source by the M 3 plus M 4 cascode. The magnitude of the current provided by the 
two current sources can be controlled by adjusting the gate geometry of the current source 
transistors or by manipulating these transistors' gate voltages. Extra circuitry to generate 
reference voltages for the current source transistors' gates was eliminated in this design by 
fixing the transistor gate voltages to either the positive or negative (ground) voltage supply 
rail. This left the adjustment of transistor geometry as the means of setting the current 
sources' output current. 
V D D 
5 j 
D O 







Figure 7.1: Equivalent circuit for a differential current mode DAC. 
In the circuit of Figure 7.3, when the digital input CTRL is one (high), and its inverse 
signal CTRL is low, transmission gates TG\ and TG2 close, while TG3 and TG4 open. This 
connects the differential outputs I0UT+ and IOUT- to the positive (Mi plus M 2 ) and negative 
( M 3 plus M 4 ) current sources, respectively. In the case when CTRL is zero and thus CTRL 
is high, transmission gates TGX and TG2 open and TG3 and TG4 close, connecting I0UT+ 
and IOUT- to the opposite sense current source, reversing the flow of current as illustrated in 
1 1 -1 1 
D digital input 
A+ analog output 
A- analog output 
- -
- -
1 1 i i 
0 1 2 3 4 5 6 
Time 
Figure 7.2: Differential Current Mode D A C operation. 
Figure 7.2. The D A C in Figure 7.3 can be improved adding more transistors to the double 
transistor cascode forming each of the current sources. More cascoded transistors would 
allow less variation in the output current with changes in output potential [30]. 
7.2 Digital to Analog Converter Simulation Results 
The DAC in Figure 7.3, with the transistor dimensions of Table 7.1, was simulated using 
a S 2Ia Delay Element load on each of its iout+ and iout- outputs, as shown in the test 
schematic in Figure 7.4. The digital input to the D A C was a 3.3V/0V square wave at 
20MHz and the Delay Elements were clocked using 20MHz, 40% duty cycle, non-overlapping 
clocks on 0! and <f>2. The resulting ±100/uA differential output currents on 1^+ and iout_ 
are shown in Figure 7.5. Note that the very rough and spiky appearance of the iout+ signal 
near Cursor3 and the subsequent triangular waveform on the same signal near Cursor4. 
These are simulation artifacts due to difficulties experienced by the simulator in getting 
the differential equations describing the circuit to converge. These artifacts would not be 
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Figure 7.3: Circuit schematic of the Differential Current Mode D A C [14]. 
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Figure 7.4: D A C test schematic. 
observed in a real circuit. 
7.3 Comparator Current Quantizer 
A comparator, Figure 7.6, was chosen to perform current quantization in this DSM design 
as the comparator's differential inputs can be driven directly by a differential SI memory 
Transistor Length (//in) W i d t h (jzm) 
M i 1.5 7.2 
M 2 1.5 6.9 
M 3 6 5.4 
M 4 6 5.7 
TGX NMOS 1.2 2.4 
TGX PMOS 1.2 7.2 
Table 7.1: D A C transistor dimensions. 
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Figure 7.5: D A C operation for 20MHz digital input. 
cell. The low impedance current quantizer, as shown in Figure 7.7 [14], was also considered. 
This circuit would be a better choice for high speed designs due to the high input impedance 
of the comparator and the undefined common-mode voltage on the comparator's differential 
inputs [14]. However, the low-impedance current quantizer would require extra circuitry in 
the form of a current mirror and its associated bias circuitry, to invert one of the differential 
currents and thereby convert the differential output of a differential S 2Ia circuit to a single 
ended current. Also, since this design was geared toward fairly low speed audio applications, 
the simpler comparator current quantizer would suffice. 
Considering Figure 7.6, the comparator is entirely conventional in structure and was 
designed using the methodology outlined for an operational amplifier in [31]. M i and M 2 
form a differential amplifier with M 3 and M 4 as their respective loads and M 5 as a current 
source. This part of the circuit amplifies the difference between the signals input on V+ and 
V-, and the inverter M 6 amplifies and inverts this difference to form the output voltage at Vo. 
M 7 forms a load for the inverting transistor and M 8 and M 9 form the DC bias circuitry. The 
comparator's output voltage, while not quite the positive or ground rail voltage, is sufficient 
that an inverter following this circuit can convert Vo into low voltage CMOS digital levels 
i.e. zero or 3.3V. 
Of importance in this application was a high gain to amplify the differences at the S 2Ia 
Bilinear Integrator's outputs and thereby convert this into a digital signal. Thus this design 
was simulated with a l m V p k sine waveform at 20MHz on the non-inverting V+ input and 
the inverse sine waveform on the inverting inputs V-. The results of these simulations are 
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Figure 7.6: Circuit schematic of the Comparator Current Quantizer. 
Figure 7.7: Circuit schematic of the Low-Impedance Current Quantizer [14]. 
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Figure 7.8: Comparator Current Quantizer test schematic. 
Transistor Length (//m) Width (/mi) 
M i 1.8 25.2 
M 2 1.8 25.2 
M 3 1.8 24 
M 4 1.8 24 
M 5 1.8 28.3 
M 6 1.8 6.6 
M 7 2.4 3.3 
M 8 1.8 3.6 
M 9 1.8 14.7 
Table 7.2: Comparator Current Quantizer transistor dimensions. 
7.4 Comparator Current Quantizer Simulation Results 
Figure 7.8 is the test schematic used for simulations of the comparator. The first inverter on 
the comparator's Vo output converts the output signal to low-voltage digital CMOS levels, 
while the second inverter forms a unit load since the comparator is only required to drive a 
single inverter in this DSM design. The comparator's output is the output of the Delta Sigma 
Modulator and is therefore designated DS for Delta Sigma output. This signal is inverted 
and becomes DS_L, which which forms the input to a flip-flop in the full DSM design. 
The simulation trace in Figure 7.9 was obtained for a 20MHz differential l m V p k sine 
waveform on inputs V+ and V- using the test schematic of Figure 7.8 and the transistor 
dimensions of Table 7.2. 
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Figure 7.9: Comparator Current Quantizer operation for 20MHz differential l m V p k sine 
wave input. 
Chapter 8 
A Simple Digital Decimation Filter 
A simple digital decimation filter was designed to convert the 1-bit digital output of the DSM 
at the oversampling rate fs into an 8-bit value at the Nyquist rate. The filter is illustrated 
in Figure 8.1 and consists of an 8-bit up/down counter, a 7-bit synchronous counter, an 
8-bit register to hold the up/down counter's output (the DSP Output Register), a D flip-flop 
acting as a delay element and some combinational logic. The primary input to the filter is 
DS, the inverse of the registered output of the DSM which is a 1-bit wide digital stream at 
the oversampling rate. The other inputs to the filter are clock signal DCLK, which is used to 
clock DS, and the master reset signal RESET. The output of the filter is 8-bit A D C samples 
on DSP_REG [7:0]. Also forming an output is the clock signal DSPCLKOUT which can be used 
to clock these values external to the chip. A l l these input and output signals are digital and 
each input is buffered by an inverter. Each output connects to one of the chip's output pins 
by means of a buffer chain driving an I/O pad which in turns drives the pin. The details 
of the filter's digital components are elaborated further in the Supplement's Appendix C, as 
this chapter concentrates on the filter's functions. 
Note that there is a timing dependency in this design for the first post-reset counting 
cycle: the first DCLK edge after a reset must be a rising edge. This is required to clock the 

8-Bit Up/Down Counter during the high pulse on its LOAD/COUNT control input generated by 
the D flip-flop delay element during reset. The D flip-flop is clocked by a locally generated 
DCLK and its Q output (which forms LOAD/COUNT signal) might change before the first rising 
edge on DCLK clocks the Up/Down Counter to perform a synchronous load. The Clock 
Generator (see Appendix C . l in the Supplement) was designed with a semi-synchronous 
internal reset to guarantee that after RESET is de-asserted, the DCLK signal remains low until 
the first falling edge on the external clock input OSC. This ensures that the Up/Down Counter 
performs a load after RESET is de-asserted. 
8.1 The 8-Bit Up/Down Counter 
One of the simplest implementations of a digital filter to perform decimation is as an up/down 
counter. A n 8-bit up/down counter starting at its midrange value (either 127 or 128), with 
its UP/DOWN control connected to the DS output of the DSM and incrementing for every +1 
(encoded as a binary one) and decrementing for every -1 (encoded as a binary zero) on DS 
would implement the desired decimation function. Figure 8.2 is such an up/down counter 
with the DSM's output attached to its UP/DOWN control. This Up/Down Counter is composed 
of eight 1-bit up/down counter slices. To implement the ability to count, each 1-bit up/down 
counter slice requires knowledge of the state of the preceding slices as well as the value on 
the UP/DOWN input to determine its new state. Since each slice is only 1-bit wide, it has only 
two options: remain the same or flip (invert its current value). This is illustrated for a 3-bit 
up/down counter in Table 8.1 and Table 8.2. For the Flip Qx? columns, a one implies flip 
and a zero retain the same value. 
Current Q[2:0] Next Q[2:0] Flip Q2? Flip Ql? Flip QO? 
000 001 0 0 1 
001 010 0 1 1 
010 o n 0 0 1 
Oil 100 0 1 1 
100 101 1 0 1 
101 110 0 1 1 
110 111 0 0 1 
111 000 1 1 1 
Table 8.1: 3-bit Up/Down Counter: Counting Up. 
Current Q[2:0] Next Q[2:0] Flip Q2? Flip Ql? Flip QO? 
111 110 0 0 1 
110 101 0 1 1 
101 100 0 0 1 
100 011 1 1 1 
011 010 0 0 1 
010 001 0 1 1 
001 000 0 0 1 
000 111 0 1 1 
Table 8.2: 3-bit Up/Down Counter: Counting Down. 
The slices' combinational logic to implement Tables 8.1 and 8.2 is shown employing using 
MUXes for the Bit 0 slice in Figure 8.3. Each 1-bit slice of the counter has a MAX_IN and 
a ZER0_IN input, and a MAX.0UT and a ZER0_0UT output. The MAX.IN and ZERCLIN of each 
slice is connected to the MAXJDUT and ZERCL0UT of the preceding slice. The function of these 
signals is to inform the counter slice that the preceding slices are all one if counting up 
(UP/DOWN = 1) or that the preceding slices are all zero when counting down (UP/DOWN = 0), 
and thus the counter slice must flip. Note from Figure 8.2 that Bit 0 always flips its value, 
whether counting up or counting down. This signaling on MAXJDUT and ZER0_0UT from slice 
to slice will ultimately limit the performance of the counter since signals from Bit 0 have to 
propagate to the last bit in the counter before the next clock edge. However, this up/down 
counter design (clock period limitations aside) is easily extensible to n-bits through the 
addition of more bit slices. 
An 8-bit unsigned counter has a range [0,255], and thus a midrange value of 127.5. 
Choosing 127 as the midrange value, the counter can count down to zero (the minimum value) 
over 127 clock cycles (more than 127 clock cycles would cause the counter to underflow) if 
the input is always -1 (binary zero), but can only count to 254 over the same period if the 
input is +1 (binary one). This limits the counter to the range [0,254]. Alternatively, the 
counter could start at 128 and count up to 255 or down to one, however 127 was selected as 
the midrange value since the range [0, 254] made more sense than [1,255]. Further, since 127 
is an odd number, the final value of the counter after 127 cycles can only be an even number 
in the range [0,254] (odd + odd = even). This limits the counter's actual dynamic range 
to only seven bits. This problem is better illustrated for a smaller, 3-bit up/down counter. 
The midrange value for a 3-bit up/down counter is three and its range is nominally [0, 7]. 
However, to prevent underflow, it only counts for three clock cycles, then resets. Since it 
only counts for three clock cycles, there are only four combinations of possible inputs and 
thus four possible outputs as shown below: 
3 + 1 + 1 + 1 = 6 
3 + 1 + 1 - 1 = 4 
3 + 1 - 1 - 1 = 2 
3 - 1 - 1 - 1 = 0 
The four states (0, 2, 4 and 6) only require two bits to encode them, thus the 3-bit 
up/down counter is effectively reduced to two bits. Similarly, the 8-Bit Up/Down Counter's 
dynamic range is reduced to seven bits. 
The Up/Down Counter has to run continuously i.e. it must count up or count down 
every clock cycle, but it must also preset to the midrange value after 127 clock cycles. This 
implies that during 128th clock cycle, the counter must preset and increment simultaneously 
if the input is a +1 or preset and decrement simultaneously for an input of -1. The simplest 
solution to this problem was to modify the up/down counter by adding a LOAD/COUNT control 
which causes the counter to count when LOAD/COUNT is low and to perform a load when this 
control is high. The load performed is a synchronous preset to 127+1 = 128 or 127-1 = 126, 
selected by the value on the input UP/DOWN, where a one encodes +1 and a zero encodes -1. 
Note that the counter also has an independent asynchronous RESET input connected to the 
chip's master reset which resets the counter to zero. The synchronous preset to either 126 
(0111 1110b) or 128 (1000 0000b). Comparing these two binary values, it can be seen that 
Bit 7 and Bits [6:1] in each number are inverses of each other, and that Bit 0 is zero in 
both. Thus three different types of 1-bit slices are required: one each for Bit 7 (Figure 8.3), 
Bits [6:1] (Figure 8.4) and Bit 0 (Figure 8.5). Bit 0 doesn't require a load control since it is 
cleared for both numbers, thus the counter's UP/DOWN can be tied directly to its COUNT/CLEAR 
(synchronous clear) input. Bit 7 connects the UP/DOWN input by means of a M U X to the 
input of the slice's D flip-flop when LOAD/COUNT is high, thereby setting the D input of the 
nip-flop to UP/DOWN while for Bits [6:1], UP/DOWN is inverted first. 
For a midrange value of 128, the counter would have to synchronously preset to 129 
(1000 00016) or 127 (0111 UUb), depending on its UP/DOWN input. This requires the same 
complexity (three different 1-bit slices) as for a midrange value of 127. 
8.2 The 8-Bit DSP Output Register 
The DSP Output Register is an 8-bit register on the output of the Up/Down Counter which 
is used to hold the Up/Down Counter's output value at the end of 127 clock cycles. This 
register is shown in Figure 8.6 and is composed of eight 1-bit slices from Figure 8.7. It has 
a LOAD/HOLD control which when low, causes the D flip-flop in each register slice to load the 
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Figure 8.2: Circuit schematic of an 8-bit Up/Down Counter with synchronous load. 
Figure 8.3: Circuit schematic of a 1-bit 8-bit Up/Down Counter slice with synchronous clear 
on COUNT/CLEAR low. 
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Figure 8.4: Circuit schematic of a 1-bit 8-bit Up/Down Counter slice with synchronous clear 
UP/DOWN is low and set UP/DlDWN is high, for LOAD/COUNT high. 
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Figure 8.5: Circuit schematic of a 1-bit 8-bit Up/Down Counter slice with synchronous clear 
when UP/DOWN is high and set when UP/DOWN is low, for LOAD/COUNT high. 
value on the corresponding DSPx input. When LOAD/HOLD goes high, these binary values 
are held on the register's DSP_REG [7:0] outputs until the next load strobe. The register's 
DSP_REG [7:0] outputs are buffered and used to drive I/O pads to provide an 8-bit A D C 
value at the sampling rate at the device's output pins, DSP0UT[7:0]. The DSPCLKOUT clock 
signal generated by the 7-Bit Synchronous Counter can be used to clock this data outside of 
the chip. 
8.3 The 7-Bit Synchronous Counter 
A 7-bit synchronous counter and its associated combinational logic is required to provide 
the LOAD/HOLD strobe for the 8-Bit DSP Output Register and, after a half clock cycle delay, 
the LOAD/COUNT strobe for the Up/Down Counter. From Figure 8.1, when the Synchronous 
Counter's count reaches 127 (Q[6 : 0]=7Fh and thus Q[6 : 0]=00h), the output at the 
combinational logic goes low, thus the DSP Output Register's LOAD/HOLD is low and this 
register loads the Up/Down Counter's output a half a clock cycle later since it is clocked 
by DCLK2 (the locally buffered and inverted form of DCLK). This ensures the stability of 
the Up/Down Counter's output before the DSP Output Register loads it. The Up/Down 
Counter's LOAD/COUNT strobe is a one clock cycle delayed form of LOAD/HOLD. This en-
sures that for the 128th clock cycle, when the Synchronous Counter rolls over to zero, the 
LOAD/COUNT strobe on the Up/Down counter is high and the Up/Down Counter performs 
its preset to 126 or 128. 
As for the Up/Down Counter, the Synchronous Counter was designed to be extensible to 
n-bits. It is divided into the 1-bit slices of Figure 8.9, which are a simplified version of the 
up/down counter slices since the Synchronous Counter only counts up and does not require 
a load function. 
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Figure 8.8: Circuit schematic of a 7-Bit Synchronous Counter. 
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Figure 8.9: Circuit schematic of a 1-Bit Synchronous Counter slice. 
8.4 An Alternate Up/Down Counter Implementation 
One other alternative up/down counter implementation which performs the same function as 
the modified up/down counter presented above was also considered. However, both counter 
designs require the ability to load a value into the counter during the first clock cycle after 
a reset and every 128th clock cycle after that. A signed up/down counter which loads 
the value DS during the first clock cycle after a reset (every subsequent 128th clock cycle) 
would result in a counter which effectively presets to zero (00h) or -1 (FFh). The counter 
would then continue counting up towards +126 (7F h) or down towards -127 (81h)- The 
counter's value after 127 clock cycles could be converted to the range [0,254] by a fixed value 
8-bit adder between the counter and the following 8-Bit DSP Output Register. This adder 
would add 127 (7F h) to the output of the signed up/down counter, converting its range 
from [—127, +126] to [0, 254]. The signed up/down counter implementation offsets up/down 
counter slice complexity by adding additional, albeit more conventional, circuitry in the form 
of the adder. 
Chapter 9 
S2Ia Delta Sigma Modulator 
A Delta Sigma Modulator was designed for this work, comprising the Bilinear Integrator 
(Section 6), Comparator Current Quantizer (Section 7.3), Digital to Analog Converter (Sec-
tion 7.1) and optionally the Decimation Filter (Section 8). However, since the Decimation 
Filter contains several hundred transistors, in comparison to the entire Delta Sigma Modu-
lator's 89, the addition of this circuit would severely impact the simulation time required for 
the entire system. As the Decimation Filter was already completely simulated (see Chap-
ter 8 and the Supplement's Appendix C), it was decided not to simulate the entire system 
at the analog (SPICE) level, but to substitute an H D L - A model of the Decimation Filter 
into AccuSim II instead. However, due to upgrades to both the OS and Mentor Graphics 
tools, this was no longer possible as the model's H D L - A components had to be re-compiled 
for H P - U X 10.20 and Mentor Graphics C.2 using Mentor's version of gcc (GNU C Compiler) 
which was no longer installed. The Decimation Filter was re-written as a Perl script, with 
the output of the DSM exported from AccuSim II as a text file and processed externally. 
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9.1 S2Ia DSM 
The circuit in Figure 9.1 shows the Delta Sigma Modulator only, without the decimation 
filter. Note the biasing resistor pairs Rl and R2, and R3 and R4 on the w + and w _ 
outputs of the Bilinear Integrator in Figure 9.1. These are necessary to convert the currents 
output by the integrator into voltages input to the comparator and to prevent the integrator's 
outputs from floating [14], by holding the outputs to 1.65V (DC). Unfortunately these resistor 
pairs sink DC current, to the tune of: 
' = 1 
3.3V 
lOkQ + lOkO 
1 6 5 M (9.1) 
each, and each add: 
P = V2R 
= (3.31/)2(10kQ + lOkft) 
= 544.5/iW (9.2) 
to the overall D C power dissipation. Although this is acceptable for experimental circuits, 
commercially produced DSMs would probably have to use the low impedance current quan-
tizer of Section 7.3's Figure 7.7. 
The high values of R1-R4 can be obtained through the use of well resistors available in 
MOSFET processes, which have a resistance of lOkf^/D [30]. The downside of well resistors 
resistors are their large absolute tolerances ±30% [30], however this does not significantly 
impact the design as the actual resistance of RI-R4 is not crucial: only that the values are 
O U T . L 
Figure 9.1: Delta Sigma Modulator schematic without decimation filter. 
reasonably closely matched and the 5% relative tolerance obtainable with well resistors [30] 
should be adequate. 
9.2 S2Ia DSM Simulation Results 
The simulation results shown in Figures 9.8(a)-9.11 are for constant DC inputs to the DSM, 
while Figures 9.13(a)-9.13(d) are for sine wave inputs of various frequencies and amplitudes. 
Al l simulation results employed the DSM circuit in Figure 9.1 with transistor dimensions 
for the S 2Ia Bilinear Integrator, D A C and Comparator are as per Tables 6.1, 7.1 and 7.2. 
The non-overlapping analog sampling clocks fa (PHI2) and fa (PHI2) operate atlOMHz and 
a 40% duty cycle, while the digital clock DCLK's frequency is 10MHz with a 50% duty cycle 
as shown in Figure 9.2. 
Figure 9.3 shows in detail the immediate post reset condition of the DSM, with a 250ns 
reset pulse on the active high RESET signal. During reset, the D flip-flop's inverted output, 
DS_REG_L, is held high, causing the D A C to output a positive current on its I0UT+ output 







Figure 9.2: Analog (</>i, </>2) and digital (DCLK) clock waveforms for DSM. 
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Figure 9.3: DSM post reset condition. 
(and a negative current on the DAC's I O U T - output) for the duration of the reset pulse. After 
reset is de-asserted, this positive input current is still present and is clocked into the cell 
along with the current input on the integrator's I IN+ input (and similarly for the negative 
DAC output current and the input current on I I N - ) . The DSM's output I0UT+ is thus 
positive and I O U T - negative, which is converted by the comparator into a high on DS. This 
high level is then registered by the D flip-flop causing the high output on DS_REG for one 
clock cycle after the de-assertion of reset. This ensures that the Bilinear Integrator has a 
valid output after a reset (with the provision that the reset pulse is 250ns or longer), but 
that the DSM's output for the first few clock cycles is not valid until the effects of the reset 
induced positive input are cleared from the integrator. The upshot is that the initial signals 
on the DSM's output should be ignored until it can settle down into proper operation. The a 
decimation filters employed in this work delay eight DCLK clock cycles after a reset condition 
before processing the DSM's output. 
9.2.1 D C Input Simulation Results 
Table 9.1 summarizes the representative simulation results shown in Figures 9.8(a)-9.11 for 
constant DC inputs from -130//A to -r-130/LtA in 25/xA steps. Figure 9.7 is a plot of the 
output of a best case averaging decimation filter i.e. one that adjusts its decimation ratio 
to the length of the repeating pattern of ones and zeros output by the DSM for each DC 
input. Although such a filter is possible to design and implement (particularly in software), 
it would only be useful for DC inputs, or for a slowly varying ac input, and would limit the 
applications of an A D C based on this DSM. 
The outputs from more practical decimation filters are also shown in Table 9.1, filters with 
decimation ratios of 7:1, 15:1, 31:1, 63:1 and 127:1. The decimated outputs of these filters 
are plotted in Figure 9.5(a) (7:1), Figure 9.5(b) (15:1), Figure 9.5(c) (31:1), Figure 9.5(d) 
-125 -100 -75 -50 -25 0 25 50 75 100 125 
Input (pA) 
Fi gure 9.4: D S M with 127:1 decimation filter for full range of DC inputs. 
(63:1) and Figure 9.6 (127:1). These decimation ratios were chosen for easy implementation 
in digital logic, all being close to powers of two and the design and implementation of 
an 127:1 decimation filter can be found in Chapter 8. Comparing Figures 9.5(a)-9.6 to 
Figure 9.7 shows the convergence of the filters' outputs on the best case averaging filter as 
the decimation ratio increases. Note also the non-linearity (deviation from a straight line) 
present in these plots, which declines as the decimation ratio increases. This non-linearity 
was expected, and although problematic, it may be possible to reduce its effects by careful 
re-design of the decimation filter. This task is simplified by the fact that the non-linearity 
is fairly symmetrical. 
Table 9.2 covers the D S M and filters' response over the same input range, -130/xA to 
+130>A, as Table 9.1, but in 5//A steps. Note that for an averaging decimation filter such 
as the one employed in this work, the decimated value output by the filter can vary by one 
between decimation filter cycles for a constant DC input. This problem is inherent in the 
nature of an averaging filter, unless the output of the DSM is a repeating bit pattern the same 
length as the decimation ratio (unlikely)-and the decimation filter starts decimating at the 
start of the pattern (even more unlikely), the decimator's output will not be constant. Thus 
only the most common decimated value for each decimation ratio is presented in Tables 9.1 
and 9.2. The most common value for each decimation ratio was determined through a 100/iS 
simulation run, with the number of bits output from the decimation filter truncated to the 
nearest integer multiple of the decimation ratio. As 15 divided evenly into the number of bits 
output over 100//S (less the 250ns reset pulse and eight clock cycles to allow the integrator 
to settle), the 15:1 decimation filter's output was prone to oscillations between two values of 
which only one is shown in the tables. 
The DSM's response with an 127:1 decimation filter is shown graphically in Figure 9.4, 
and from this can be noted the five deadbands in the DSM's response. The first and largest 
is centered around OfiA, from — lb^iA to +15//A, and there are smaller and symmetrical 
deadbands at 50//A to 60//A, —50/uA to — 60/J,A and again at 70/iA to 75yuA and — 70/LIA to 
—75/uA. The large deadband centered on OfiA tends to indicate a lower resolution limit of 
« 15/iA for the D S M , which is consistent with the 14/xA obtained in [14]. A 5/iA difference 
in output current would cause an easily detectable lOOmV difference in the voltage between 
comparator's differential inputs, thus the « 15/xA lower limit is more likely due to the non-
infinite output impedance of the S 2Ia Bilinear Integrator than to the Comparator Current 
Quantizer. 
The suspiciously symmetrical deadbands at ±50-±60/xA and ±75-±80/xA were initially 
thought to be decimation filter artifacts. However, from Table 9.2 it can be seen that these 
deadbands are consistent across different decimation ratios and a comparison of the digital 
output streams for adjacent input values yielded exactly the same number of ones and zeros 
e.g. 660 ones and 331 zeros (over 10^s simulation runs) for 50, 55 and 60/uA. This seems to 
rule out the decimation filter as the culprit, but it is unclear why the S 2Ia Bilinear Integrator 
should fail at these values. More interestingly, the failures occur at values of equal magnitude 
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but of opposite sign. 
Beyond these deadbands, the DSM achieves better than 6-bit precision, as can be seen 
by comparing Tables 9.3 and 9.4, the former shows a representative (20/xA-30/uA) range at 
an 1/xA input resolution and the latter the lsb current corresponding to three to seven bits 
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-130 0/7 0 0/15 0 0/31 0 0/63 0 0/127 0 
-125 0/7 0.0000 1/15 0.0667 2/31 0.0645 4/63 0.0635 7/127 0.0551 
-120 1/7 0.1429 1/15 0.0667 3/31 0.0968 5/63 0.0794 11/127 0.0866 
-115 1/7 0.1429 2/15 0.1333 3/31 0.0968 7/63 0.1111 14/127 0.1102 
-110 1/7 0.1429 2/15 0.1333 4/31 0.1290 8/63 0.1270 16/127 0.1260 
-105 1/7 0.1429 2/15 0.1333 4/31 0.1290 9/63 0.1429 18/127 0.1417 
-100 1/7 0.1429 2/15 0.1333 5/31 0.1613 10/63 0.1587 21/127 0.1654 
-95 1/7 0.1429 3/15 0.2000 6/31 0.1935 12/63 0.1905 24/127 0.1890 
-90 1/7 0.1429 3/15 0.2000 6/31 0.1935 13/63 0.2063 25/127 0.1969 
-85 2/7 0.2857 3/15 0.2000 7/31 0.2258 14/63 0.2222 28/127 0.2205 
-80 2/7 0.2857 4/15 0.2667 8/31 0.2581 16/63 0.2540 32/127 0.2520 
-75 2/7 0.2857 4/15 0.2667 8/31 0.2581 16/63 0.2540 32/127 0.2520 
-70 2/7 0.2857 4/15 0.2667 8/31 0.2581 17/63 0.2698 35/127 0.2756 
-65 2/7 0.2857 4/15 0.2667 9/31 0.2903 19/63 0.3016 37/127 0.2913 
-60 2/7 0.2857 5/15 0.3333 10/31 0.3226 21/63 0.3333 42/127 0.3307 
-55 2/7 0.2857 5/15 0.3333 10/31 0.3226 21/63 0.3333 42/127 0.3307 
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-50 2/7 0.2857 5/15 0.3333 10/31 0.3226 21/63 0.3333 42/127 0.3307 
-45 3/7 0.4286 5/15 0.3333 11/31 0.3548 23/63 0.3651 46/127 0.3622 
-40 3/7 0.4286 6/15 0.4000 12/31 0.3871 24/63 0.3810 48/127 0.3780 
-35 3/7 0.4286 6/15 0.4000 12/31 0.3871 25/63 0.3968 51/127 0.4016 
-30 3/7 0.4286 6/15 0.4000 13/31 0.4194 26/63 0.4127 53/127 0.4173 
-25 3/7 0.4286 6/15 0.4000 13/31 0.4194 27/63 0.4286 54/127 0.4252 
-20 3/7 0.4286 7/15 0.4667 14/31 0.4516 29/63 0.4603 58/127 0.4567 
-15 4/7 0.5714 7/15 0.4667 16/31 0.5161 32/63 0.5079 64/127 0.5039 
-10 4/7 0.5714 7/15 0.4667 16/31 0.5161 32/63 0.5079 64/127 0.5039 
-5 4/7 0.5714 7/15 0.4667 16/31 0.5161 32/63 0.5079 64/127 0.5039 
0 4/7 0.5714 7/15 0.4667 16/31 0.5161 32/63 0.5079 64/127 0.5039 
5 4/7 0.5714 7/15 0.4667 16/31 0.5161 32/63 0.5079 64/127 0.5039 
10 4/7 0.5714 7/15 0.4667 16/31 0.5161 32/63 0.5079 64/127 0.5039 
15 4/7 0.5714 7/15 0.4667 16/31 0.5161 32/63 0.5079 64/127 0.5039 
20 4/7 0.5714 8/15 0.5333 17/31 0.5484 34/63 0.5397 69/127 0.5433 
25 4/7 0.5714 9/15 0.6000 18/31 0.5806 36/63 0.5714 73/127 0.5748 
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30 4 / 7 0 .5714 9 / 1 5 0.6000 1 8 / 3 1 0.5806 3 7 / 6 3 0.5873 7 4 / 1 2 7 0.5827 
35 4 / 7 0 .5714 9 / 1 5 0.6000 1 9 / 3 1 0.6129 3 8 / 6 3 0.6032 7 6 / 1 2 7 0.5984 
40 4 / 7 0 .5714 9 / 1 5 0.6000 1 9 / 3 1 0.6129 3 9 / 6 3 0.6190 7 9 / 1 2 7 0.6220 
45 4 / 7 0 .5714 1 0 / 1 5 0.6667 2 0 / 3 1 0.6452 4 0 / 6 3 0.6349 8 1 / 1 2 7 0.6378 
50 5 / 7 0.7143 1 0 / 1 5 0.6667 2 1 / 3 1 0.6774 4 2 / 6 3 0.6667 8 5 / 1 2 7 0.6693 
55 5 / 7 0.7143 1 0 / 1 5 0.6667 2 1 / 3 1 0.6774 4 2 / 6 3 0.6667 8 5 / 1 2 7 0.6693 
60 5 / 7 0.7143 1 0 / 1 5 0.6667 2 1 / 3 1 0.6774 4 2 / 6 3 0.6667 8 5 / 1 2 7 0.6693 
65 5 / 7 0.7143 1 1 / 1 5 0.7333 2 2 / 3 1 0.7097 4 4 / 6 3 0.6984 9 0 / 1 2 7 0.7087 
70 5 / 7 0.7143 1 1 / 1 5 0.7333 2 3 / 3 1 0.7419 4 6 / 6 3 0.7302 9 2 / 1 2 7 0.7244 
75 5 / 7 0.7143 1 1 / 1 5 0.7333 2 3 / 3 1 0.7419 4 7 / 6 3 0.7460 9 5 / 1 2 7 0.7480 
80 5 / 7 0.7143 1 1 / 1 5 0.7333 2 3 / 3 1 0.7419 4 7 / 6 3 0.7460 9 5 / 1 2 7 0.7480 
85 5 / 7 0.7143 1 2 / 1 5 0.8000 2 4 / 3 1 0.7742 4 9 / 6 3 0.7778 9 9 / 1 2 7 0.7795 
90 6 / 7 0.8571 1 2 / 1 5 0.8000 2 5 / 3 1 0.8065 5 0 / 6 3 0 .7937 1 0 2 / 1 2 7 0.8031 
95 6 / 7 0.8571 1 2 / 1 5 0.8000 2 5 / 3 1 0.8065 5 1 / 6 3 0.8095 1 0 3 / 1 2 7 0 .8110 
100 6 / 7 0.8571 1 2 / 1 5 0.8000 2 6 / 3 1 0.8387 5 3 / 6 3 0 .8413 1 0 6 / 1 2 7 0.8346 
105 6 / 7 0.8571 1 3 / 1 5 0.8667 2 7 / 3 1 0.8710 5 4 / 6 3 0.8571 1 0 9 / 1 2 7 0.8583 
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110 6/7 0.8571 13/15 0.8667 27/31 0.8710 55/63 0.8730 111/127 0.8740 
120 6/7 0.8571 14/15 0.9333 28/31 0.9032 58/63 0.9206 116/127 0.9134 
125 7/7 1.0000 14/15 0.9333 29/31 0.9355 59/63 0.9365 120/127 0.9449 
130 7/7 1 15/15 1 31/31 1 63/63 1 127/127 1 
CO 
jndjno indwo 
-125 -100 -75 -50 -25 0 25 50 75 100 125 
Input (LiA) 
Figure 9.6: DSM and 127:1 decimation filter response for DC inputs. 
Figure 9.7: D S M and best case averaging decimation filter response for DC inputs. 
D C Input 
A m p l i t u d e (^A) 
Repeat ing D S M 
Output Pat tern 
Fract ion Decimal 
Fract ion 
20 11010101010 6/11 0.5454 
21 11010101010 6/11 0.5454 
22 110101010 5/9 0.5555 
23 110101010 5/9 0.5555 
24 1101010110101010110101010 14/25 0.5600 
25 1101010 4/7 0.5714 
26 1101010 4/7 0.5714 
27 1101010 4/7 0.5714 
28 1101010 4/7 0.5714 
29 1101010110101011010 11/19 0.5790 
30 110101011010 7/12 0.5833 
Table 9.3: Representative DC Input Current vs. Output Modulation. 
Number N u m b e r of 2 6 0 / J A (±130/xA) Input Output Dynamic 
of B i t s Discrete Levels Dynamic Range ( / / A ) Range 
3 2 3 = 8 32.5 0.125 
4 2 4 = 16 16.25 0.0625 
5 2 5 = 32 8.125 0.03125 
6 2 6 = 64 4.0625 0.015625 
7 2 7 = 128 2.03125 0.0078125 
Table 9.4: DSM Resolution. 
(AI9BB1I0A) >noa / ( A:e6Bl|0A) 13S3d/ 
("UnMiasaa/ c«w«0]n»> : . M g i r a t^Mnsiw iMnltma t**Mn*m 

Figure 9.11: DSM operation for DC input of 130//A. 
9.2.2 ac Input Simulation Results 
Representative SPICE simulation results of showing Delta Sigma Modulated output for sine 
wave inputs are shown in Figures 9.13(a)-9.13(d), for different frequencies and amplitudes of 
sine wave inputs: 75kHz (Figures 9.13(a) and 9.13(b)), 50kHz (Figures 9.13(c) and 9.13(d)), 
and 50/xA (Figure 9.13(a) and 9.13(c)) and 100/xA (Figures 9.13(b) and 9.13(d)). Note the 
change in modulation as the sine wave increases to a peak (ratio of highs to lows rises), 
decreases to a trough (ratio of highs to lows falls) and starts increasing again. This is 
indicative of Delta Sigma Modulation and can be compared to the output generated by 
a DSM model in Chapter 3, particularly that caused by the sine wave input as shown in 
Figure 3.3. Also visible, more clearly in the comparison between Figure 9.13(a) at 50/xA 
and Figure 9.13(b) at 100/iA, is the difference in modulation caused by different amplitude 
sine waves at the same frequency. A higher amplitude sine wave has a higher ratio of highs 
to lows at its peak (and lows to highs at its trough) than a sine wave input with a lower 
amplitude. This is not as easily visible in the 50kHz waveforms due to the larger scale 
required to display a full waveform. 
Figures 9.14(a)-9.14(d) are the output of the DSM with a 15:1 (Figure 9.14(a)), 31:1 
(Figure 9.14(b)), 63:1 (Figure 9.14(c)) and 127:1 (Figure 9.14(d)) decimation filter for a 
50/^A, 20kHz sine wave input (the 7:1 decimation filter was not employed due to the poor 
results obtained with such a low decimation ratio). These waveforms are representative of 
the simulations used to generate Tables 9.5 and 9.6. The stepped waveform shown in the 
figures could be further refined through the use of a low-pass filter e.g. an external RC 
filter such as Figure 6.25. This circuit could be placed on the output of a D A C driven by 
the decimation filter, a configuration useful in a communications system. Alternatively, the 
low-pass filtering could be accomplished digitally in either hardware or software. It was not 
possible to simulate this low-pass filter in conjunction with the DSM and its decimation filter 
(as intended) due to the decimation filtering being accomplished in a Perl script external to 
the AccuSim II SPICE simulator. The Perl script was employed due to the large amount 
of time required to run an analog simulation of the decimation filter and due to the lack of 
gcc which would enable the use of a faster simulating HDL-A model of the decimation filter 
inside of AccuSim II. 
There are several items of interest to note in Figures 9.14(a)-9.14(d): the decimation 
filter artifacts in Figure 9.14(a) (the additional "buttes" after a step down and before a step 
up), the symmetry about the x-axis (a notable feature of this design) in Figures 9.14(a)-
9.14(c) and the expected deterioration of the signal as the decimation increases and hence 
bandwidth decreases from Figure 9.14(a) to Figure 9.14(d), with the latter one remove from 
a square wave. 
Tables 9.5 and 9.6 give the minima (negative peak), zero value (essentially the DC offset 
Input Frequency (kHz) 
i o o v - i o » o o w ~ i o > n o t o o w i o » o o t o o » o o 
CN V") t— O O l T l t — O t N l A j r — O C N I O t — 0 0 | l / - ) t — o Input Amplitude (]iA) 
Figure 9.12: D S M and Decimation Filters' DC offset for sine wave inputs. 
computed by subtracting the minima from the maxima and dividing by two) and maxima 
(positive peak) of the output of a 15:1, 31:1, 63:1 and 127:1 decimation filter for sine wave 
inputs of 25/xA-lOOyuA and 5kHz-80kHz. These values usually had to be derived by inter-
polation using gnuplot since it was unlikely that the DSM would sample a peak or zero 
crossing. Note that no simulations were run for the 127:1 decimation of an 80kHz sine wave 
input (Table 9.6) as this would be below the Nyquist rate for this system with a sampling 
frequency fs equal 10MHz: 
fmax = 10MHz/127 = 78.74kHz < 80kHz (9.3) 
Figure 9.12 plots the D C offset from Tables 9.5 and 9.6 against different frequencies 
(5kHz-80kHz), amplitudes (25AiA-100yitA) a n d decimation ratios (15-127:1). Note the fur-
thest deviation from zero DC offset occurs with the 15:1 decimation filter (as expected) due 
to its limited resolution. Similarly, Figures 9.17(a)-9.17(d) plot the minima and maxima 
for sine waves output from the DSM and 15:1, 31:1, 63:1 and 127:1 decimation filters. The 
sine waves are at 5kHz-80kHz and have input amplitudes of 25/uA (Figure 9.17(a)), 50>A 
(Figure 9.17(b)), 75/xA (Figure 9.17(c)) and 1 0 0 M (Figure 9.17(d)). The amplitude in these 
plots has been normalized to the DSM's output range. Note the trend towards the zero point 
(normalized to 0.5) for both the minima and the maxima in each of the previous graphs as 
frequency increases. This increasing attenuation with increasing frequency is consistent with 
a low-pass filter and is expected from a DSM (see Figure 3.13). 
As an extreme case, a 50/iA sine wave input at 80kHz, Figure 9.15 shows the result 
of 15:1 decimation and Figure 9.16 63:1 decimation. The result in Figure 9.16 is a square 
wave, which implies that 80kHz is about the bandwidth limit for 63:1 decimation. Also 
visible in Figure 9.16 is a large DC offset, another decimation filter artifact. The waveform 
in Figure 9.15 is more recognizable, which tends to suggest that the bandwidth of the 7:1 








Figure 9.15: D S M and 15:1 decimation filter response for 50>A 80kHz sine input. 
Samples 
















































































0.404 0.500 0.596 0.400 0.500 0.599 0.416 0.502 0.588 
0.308 0.500 0.692 0.324 0.504 0.684 0.320 0.503 0.686 
0.212 0.500 0.788 0.211 0.504 0.796 0.227 0.500 0.773 





0.404 0.500 0.596 0.389 0.495 0.600 0.416 0.498 0.580 
0.308 0.500 0.692 0.324 0.502 0.680 0.312 0.501 0.690 
0.212 0.500 0.788 0.200 0.493 0.787 0.255 0.501 0.747 





0.404 0.500 0.596 0.400 0.500 0.600 0.419 0.499 0.579 
0.308 0.500 0.692 0.327 0.501 0.675 0.322 0.506 0.689 
0.212 0.500 0.788 0.210 0.497 0.784 0.251 0.500 0.749 





0.404 0.500 0.596 0.400 0.502 0.604 0.420 0.500 0.581 
0.308 0.500 0.692 0.321 0.500 0.679 0.340 0.509 0.678 
0.212 0.500 0.788 0.256 0.500 0.744 0.256 0.504 0.753 





0.404 0.500 0.596 0.398 0.500 0.602 0.449 0.500 0.550 
0.308 0.500 0.692 0.332 0.501 0.671 0.353 0.499 0.645 
0.212 0.500 0.788 0.200 0.480 0.760 0.276 0.499 0.722 
0.115 0.500 0.885 0.175 0.521 0.867 0.205 0.497 0.789 




































































0.404 0.500 0.596 0.426 0.500 0.574 0.433 0.500 0.568 
0.308 0.500 0.692 0.329 0.500 0.672 0.330 0.501 0.673 
0.212 0.500 0.788 0.242 0.502 0.763 0.245 0.497 0.748 





0.404 0.500 0.596 0.428 0.500 0.572 0.435 0.502 0.568 
0.308 0.500 0.692 0.332 0.500 0.667 0.339 0.502 0.665 
0.212 0.500 0.788 0.253 0.500 0.747 0.265 0.504 0.743 





0.404 0.500 0.596 0.444 0.508 0.572 0.452 0.500 0.548 
0.308 0.500 0.692 0.331 0.500 0.669 0.366 0.498 0.630 
0.212 0.500 0.788 0.252 0.499 0.746 0.290 0.501 0.711 





0.404 0.500 0.596 0.454 0.505 0.556 0.472 0.500 0.528 
0.308 0.500 0.692 0.359 0.502 0.646 0.407 0.500 0.593 
0.212 0.500 0.788 0.290 0.503 0.716 0.351 0.498 0.646 





0.404 0.500 0.596 0.459 0.500 0.541 -
0.308 0.500 0.692 0.411 0.507 0.603 -
0.212 0.500 0.788 0.378 0.500 0.622 
0.115 0.500 0.885 0.312 0.500 0.688 
Table 9.6: D S M outputs for sine wave inputs and 63:1 and 127:1 decimation filters. 
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The Analog to Digital Converter's 6-bit DC resolution and deadbands were a somewhat 
disappointing result, but the 6-bit resolution was not unexpected for a First Order DSM. 
The resolution can be fairly easily increased by by the addition of another feedback loop 
in the D S M , converting it from First to Second Order, and increasing the bias current 
strengths in the Bilinear Integrator's S 2Ia Memory Cells. The latter should both eliminate 
the deadbands and also boost the resolution. A n 8-bit or higher resolution should be fairly 
easy to obtain by combining these approaches. However, the 80kHz bandwidth with a 63:1 
decimation filter (and considerably more with a lower decimation ratio) is well in excess 
of the 4kHz requirements for voiceband communications. Further bandwidth improvements 
are certainly possible, including, but not limited to increasing the clock frequency from 
its current 10MHz and changing to a different (although not necessarily smaller geometry) 
digital CMOS process. 
One of the possible applications of the S 2Ia Memory Cell is for the digitizing of C C D 
array outputs and the processing of the resulting image in S 2Ia based analog circuitry [32, 33]. 
Using a single A D C to digitize the C C D image would require a Nyquist rate A D C to operate 
at around 65MHz for video rate megapixel (1,048,576 pixel) C C D readout at 30 frames per 
second. A n equivalent D S M would require a minimum oversampling rate of sixteen [14], given 
a good decimation filter and a low resolution requirement, say 8-bits. This would require an 
oversampling frequency of around 1.04GHz - well beyond the 130MHz possible with Hewlett-
Packard's 0.5/mi A M O S H T B process [34]. However, using a pipelined DSM approach [22], 
which implements pipelining through the use of an array of C C D cells and effectively creates 
a Nyquist rate A D C , video rate S 2Ia designs might be possible and a good match to C C D 
array digitization. Lower frame rates or use in digital still cameras, smaller C C D arrays and 
multiple ADCs would lower the oversampling frequency requirement even further, and given 
that Hewlett-Packard's AMOS14TB process seems to have improved since the start of this 
work and the possibility of moving to another process, could further improve the performance 
of S2Ia-based circuitry. Nevertheless, video rate digitization bandwidth requirements would 
still be beyond the experimental A D C design presented here. Chapter 11 looks at some of 
the milestones leading to an improved version of the A D C , and the steps required to fabricate 
it. 
This work has demonstrated that the S 2Ia Switched-Current Memory Cell does work, and 
that it can be used to create complex SI circuitry, a Delta Sigma Modulator-based Analog 
to Digital Converter in this case. 
Chapter 11 
Future Work 
It was originally intended to fabricate this design as a test chip through the MOSIS fab-
rication service at the University of Southern California, and to this end, a design for a 
test chip was roughed out, which included several first and second order DSMs in various 
configurations. The design also included a Digital Output Stage which comprised simple 
onchip digital signal processing (the Onchip DSP component), which employed an up/down 
counter as a decimation filter, and a serial to parallel converter. A digital filter is required 
to complete a single chip A D C employing delta sigma modulation for the analog to digital 
conversion. The Serial to Parallel Converter component was provided to reduced the fre-
quency of the DSM's output: converting the 1-bit wide digital stream at the oversampling 
rate (fs) into eight bits at fs/8. This would aid more sophisticated digital signal processing 
in external hardware (in an F P G A for example) or in software running on a microcontroller 
or digital signal processor, by lowering the frequency at which these components would have 
to load new data from the test chip. The decimation filter is described in detail in Chapter 8 
and the Supplement's Appendix C.2 covers the Onchip DSP and Serial to Parallel Converter 
components. 
Supporting circuits for the DSMs and the test chip were also designed: a clock generator 
(Appendix C . l in the Supplement) and sundry digital circuits (counters, registers, D flip-
flops, MUXes and gates-see Appendix C in the Supplement). 
Significant time and effort was exerted to support Hewlett-Packard's 0.5/mi AM0S14TB 
process using the Mentor Graphic ICstation VLSI layout tool, to the extent that a set of 
ICstation design rules were written for the AMOS14TB process. 
Several factors prevented fabrication: the limited space available on a MOSIS TinyChip 
(2mm x 2mm), the lack of analog input pad circuitry for AM0S14TB (which would have to 
be designed and would also have to work well the first time), the initial lack of familiarity 
with the Mentor Graphics tool set on the part of the author and ultimately the lack of time. 
A l l the preceding leads to several possible avenues to pursue in the future: 
• design, simulate, fabricate and test analog I/O pads for AM0S14TB, and integrate 
them into the existing AM0S14TB digital pad frame 
• design and simulate the remaining components required for a single chip A D C 
• complete the design of a test chip (including the components from the preceding item), 
simulate, fabricate and test it 
• design, simulate, fabricate and test higher order S2Ia-based Delta Sigma Modulators 
using more sophisticated topologies 
• along with the preceding item: design, simulate, fabricate and test more efficient onchip 
digital filters 
The items listed above are broken down into the individual tasks of varying difficulty 
listed below. Some of these are supporting in nature, others are problems to overcome, and 
can thus have more than one solution. 
Generation of differential input currents Easy. A single ended op-amp based voltage 
to current converter is described in [35], and differential signal generators are also 
available. 
Design a voltage to current converter. Medium. An onchip voltage to differential cur-
rent converter would be a better alternative to the preceding task, but linearity might 
be difficult to achieve. 
Design analog input pads. Hard. Hewlett-Packard's AM0S14TB process is a digital pro-
cess and lacks input pad circuitry for analog signals. Designing this would require 
experience and expert knowledge. 
Modify design for improved AMOS14TB process. Very time consuming. Hewlett-
Packard's AMOS14TB process has evolved somewhat and SPICE parameters extracted 
from the latest fabrication runs are not very close to the SPICE parameters from the 
initial production run used in this work. The design might require substantial revision. 
Modify design to increase current strengths. Very time consuming. This work was 
designed for roughly ±100>A inputs, but to increase the probability of it working 
with non-optimal layout, the DSM might need to be re-designed to operate at current 
strengths of ±250//A to ±500>A or more. 
Design a higher order Delta Sigma Modulator. Very time consuming. The current 
First Order Delta Sigma Modulator suffers from limited (6-bit) resolution which could 
be substantially improved by extending the design to create a Second Order DSM. 
Generate clock signals off chip. Easy. This would be more flexible and would reduce 
onchip noise, but would require the design and construction of an off chip clock gener-
ator, perhaps using some type of programmable logic. 
Analog layout. Hard. Time consuming and considerable expertise required. 
Decimation filtering. Medium. This can be done in software from data captured from 
the test chip and processed afterward, removing the need for an onchip decimation 
filter. A possibility is the use of a small DSP, which could potentially implement an 
decimation filter in realtime as well, but would require software to be written for it. 
Modify A M O S 1 4 T B layout design rules Easy. AMOS14TB design rules were written 
for Mentor Graphics's ICstation, but require updated parasitic parameters from the 
latest AMOS14TB fabrication runs for more accurate parameter extraction. 
Back annotation of transistor geometry. Easy. ICstation extracts transistor geometry 
from layout, but doesn't automatically insert this back into the schematic for simulation 
(unlike transistor parasitics which are inserted back into the schematic). This can be 
done manually, but this isn't feasible for large designs. A Perl or A M P L E script would 
be able to do it. 
Determine effects of automatic infill. MOSIS automatically fills in blank areas on each 
layer (poly, active, metall, etc.) of a design for Chemical-Mechanical Planarization 
(CMP) purposes, but it is unclear how will this effects analog circuits. Determining 
this might require the fabrication of a series of test chips. 
Simulation with inherent transistor noise. AccuSim II is capable of doing this, but 
MOSIS provides only minimal information on noise parameters. 
Create new A M O S 1 4 T B BSIM3 SPICE models. Very easy. New SPICE models for 
the latest fabrication runs of AMOS14TB are needed for simulation. AccuSim II 
requires BSIM3v3.1 SPICE models, however, MOSIS provides only HSPICE Level 49 
models which need to be converted. 
Design and bu i ld external circui try. Medium. Some form of external circuitry to cap-
ture the DSM's output is required. This would be time consuming, but the author 
designed something similar for a Principles of Digital Interfacing project to test a M O -
SIS TinyChip designed at RIT by Kevin Kerr in conjunction with Dr. Rong Lin of 
S U N Y Geneseo. 
The list above is not exhaustive, and this undertaking would require a fairly lengthly and 
major effort, and an extremely varied number of skills. There aren't too many who know 
both analog VLSI , scripting and low level software. Potentially, this could be undertaken 
as a group project spread over a number of quarters, with the project broken into phases 
and each group handing off to the next. It would also take a really good knowledge of the 
Mentor Graphics tools, a knowledge which took the author at least six months of sustained 
and continuous use to gain, and that after using Mentor for the previous few years. 
Chapter 12 
Recommendations 
During the long course of this work, several things became apparent: 
• Digital design is orders of magnitude easier than analog design. 
• I^TpX is extremely flexible and capable, handling 449 pages of mixed text and graphics 
(the original size of this work) and the inclusion of 279 images without difficulty. It is 
well worth the trouble of getting to know well. M ^ X usually did what one wanted, 
and when it didn't, there was always a (usually simple) work around. 
• As with I ^ T J T X , the Mentor Graphics tool set is also extremely flexible and capable. 
It is worth noting that most of the tools' functions are accessible and customizable 
through Mentor's A M P L E scripting language, and that every action performed by the 
user in the Mentor environment automatically generates the equivalent A M P L E script 
command on stdout. The time spent learning A M P L E paid dividends many times 
over. Although Mentor is neither user friendly, nor free from annoyances, there was 
usually a way of getting it to do what one wanted. 
• The computing resources available to the Department of Computer Engineering at the 
outset of this work were not equal to the challenge of simulating large, schematic-
based hardware designs at the transistor level. The simple digital filter designed for 
this work took eight hours to simulate a single 127 clock cycle decimation (14/is long) 
on a Hewlett-Packard twin processor 782 series workstation (Beast), using SPICE Level 
3 parameters-the impetus to learn H D L - A and employ an H D L - A model of the filter 
instead (more Mentor flexibility). The six new 785 series Hewlett-Packard workstations 
now available are approximately twice as fast as Beast, and the version of AccuSim II 
included in Mentor Graphics C.2 appears to simulate faster than the version included 
in B.x. In C.2, BSIM3v3 models appear to simulate in comparable amounts of time 
to SPICE Level 3 models. For my purposes, only two of these new machines (Jafar 
and Gaspar) were usable for longer simulations due to the 50MB allocated to the /tmp 
partition on the other machines. A larger design, longer simulation times or the need 
to output more than three signals would be cramped by the 150MB assigned to /tmp 
on Gaspar, leaving only Jafar at 950MB as a usable machine. 
• The Perl scripting was the glue that joined the disparate parts of this work. Output 
from AccuSim II was converted from an analog signal encoded as time-value pairs to a 
digital stream by one Perl script, to a decimated output by another, a gnuplot script 
by a third, and a L^TprX table by a final Perl script. Dozens of other Perl scripts were 
written for various purposes and it is another extremely useful tool of which a good 
working knowledge pays large dividends. 
• H P - U X , Linux and OSF, i.e. UNIX in general, are extremely stable. Not once was 
Beast, Mealy, Grace or my laptop running Linux brought down by a misbehaving 
application, as opposed to the lab PCs running Windows 95/98 and my laptop running 
Windows NT 4.0. Along with the OS, the generic UNIX utilities, scripting languages 
(csh and Per l ) and programs (gnuplot, nedit , p s u t i l s and xf ig) worked well with 
each other and with M g X . It is entirely possible (not to mention highly desirable) to 
CHAPTER 12. RECOMMENDATIONS 162 
perform significant amounts of extremely varied work on computers without having to 
use any Microsoft application or operating system. This work is 100% Microsoft free 
and the author orders of magnitude calmer without Microsoft induced aggravation. 
Try 449 pages and 279 images in Microsoft Word, or three day numerical simulations 
generating 2.5GB swap files under Windows NT. 
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